

# Embedded

**Done By:**  
**Sarah Alkasasbeh**




POWER@UNIT


real time :- there are deadlines for actions after which the actions ~~is~~ are useless.

To deal with any embedded system :-

- 1) Inputs
- 2) outputs
- 3) user interaction
- 4) link to other systems
- 5) Hardware
- 6) software (code)





software driven -> the embedded system is completely controlled by the software (Program) (always running)




The M.C is a Computer on chip because it has all the main components of the computer

- 1) CPU :- Control and Program execution
- 2) memory :- storage
- 3) buses :- to transfer data between diff. modules
- 4) I/O :- to deal with the external world.





- PC → holds the address of next instruction to be executed (auto increment)
- reset vector → default value that is loaded in the PC on power up.
- fetch → the CPU brings the instruction that its address is in the PC.
- pipelining → while the CPU is executing on ~~is~~ instructions, it fetches the next instruction.




• each memory has 2 buses.

address bus =  $\lceil \log_2 2000 \rceil = 11$  bits,  $0 \rightarrow 2047$  words  
 if less than 11 bits, missed words we can't read and write them.

data bus  $\geq 20$  bits

memory size =  $2000 \times 20 = 40000$  bits =  $\frac{40000}{8}$  bytes



	data memory data bus	data memory address	Prog. memory data	Prog. memory address
VNA type	$\max\{16, 30\} = 30$	12	$\max\{16, 30\} = 30$	12
Harvard	16	8	30	12

→ max larger values

- address of any variable → in data memory
- address of any instruction → in program memory.



• Instruction set → instruction's format and how it should be written in order to be executed. / ~~detail~~ detailed description of all instructions when can be used to write programs.

• Compilation

↳ ① check the syntax is correct

↳ ② machine code generation.

• Syntax error is a result of not adhering to the IS.

instruction set types

1) CISC :- many types of instructions including complex instructions like mult. → many addressing modes


2) RISC :- only simple few instructions → longer code.

↳ longer compilation (slower)


↳ faster execution due to

↳ more efficient pipelining.

↳ few addressing mode



↓ Fetch instruction



all details required by the CPU to execute the instructions

opcode operands

↓

↳ variables that the instruction works on

type of operation and format of instructions.

• addressing mode :- is how to name the operand in the instruction.

- Digital I/O  $\rightarrow$  0, 1
- Analog I/O  $\rightarrow$  any value in a range. (signal)

• if a device doesn't support analog or Digital I/O, use converter

• Reset  $\rightarrow$  load the PC with the reset vector.

• interrupt  $\rightarrow$  an event that needs immediate attention.

• M.C within the same family have the same core and the same IS, and the same instruction format. <sup>= CPU</sup>

• M.P is part of M.C


lecture 3

PIC M.C has its own design, RISC, Accumulator.

Accumulator :- it accumulates the results of the instructions

working register :- most of the instructions use this ~~instruction~~ register as a variable.

16-Bits computer  $\Rightarrow$  related to the size of the word in the data memory  $\Rightarrow$  all variables are of size 32 bits.





Stack is a kind of memory (~~volatile~~ <sup>volatile</sup>), automatically written and reads holds return address.

1 level stack  $\rightarrow$  it can hold only single value. (return value)

X levels stack  $\rightarrow$  you can do "X" nested calls.

Interrupt vector:- Value loaded in the PC on ~~reset~~ ~~power~~ Interrupt.

## (Chapter 2)

PIC  $\rightarrow$  16F84A

~~28 pins~~  $\uparrow$  Pins  $\uparrow$  peripherals

1K Program memory

$\downarrow$   
1K instructions

68 bytes data memory

$\downarrow$   
max 68 variables  
word = 8 bits

64 bytes EEPROM

$\downarrow$   
Values of Variables  
(Permanent)

pins  $\rightarrow$  used for different I/Os settings and configuration of M.C

18F84A (Mid range family) (up to 20MHz)

↳ 18 pins

↳ 5 port A } for I/Os  
↳ 8 port B }

1K memory need


10-bits address or more

↳ 8 bits timer

↳ 2 external clock → must be connected even if:  
zero or more I/Os are connected.  
↳ 2 V<sub>DD</sub> and V<sub>SS</sub>  
↳ 1 external reset.

(MCLR = external reset = 0 ⇒ reset.

↳ active low ↳ must be connected to high to make the M.C works.



with the operation have 2 inputs  
↳ 1) working Register  
↳ 2) either from the instruction  
it self (literal)  
ex:- add Value [5], or  
from the (data memory)

↳ a) direct address  
which means that the  
address is in the instruction.  
↳ b) indirect address (in FSR)

\* addressing modes :-  
1) literal / 2) direct access / 3) indirect



\* The result of any operation is written in either W-reg or data memory.

• any instruction needs 2 variables have 2 versions:

1) (W) with (literal)

2) (W) with (data memory)

status register → holds information about last executed instruction.

• stack → holds the return address (PC)

↳ write (call) / read (return)

• Data memory ≡ File register

• Configuration word:

↳ 1) stored in the program memory

2) not code

3) configuration information (settings) for M.C and prog.

4) can be modified or written only at prog. downloaded time.

↳ it contains: i) FOSC1 and FOSC0 :- determine the clock type to be connected.

↳ (LP, XT, HS), RC

crystal

↳ resistor/capacitor

differ in frequency range.

2) WDT (watch dog timer) :- is to monitor M.C and reset it on crash.

3) Power up timer enable (active low): if 0 → keep the M.C in the reset mode for a while after power up.  
if 1 → (disabled) → works directly.


4) CP (code protection) → if 0 → able (the code can't be accessed)  
if 1 → disable (but the code can't be modified)



• Data memory is divided in 2 ways

- ↳ 1) Vertical
  - ↳ a) upper :- special function Registers (SFR)
  - ↳ b) lower :- General purpose registers (GPR) (for your own variables)

• memory mapped I/O :- each I/O device has a part of the memory to deal with it through the SFR




Control :- settings and config. of I/O  
 data :- data entered or data to output.

2) Horizontal

↳ 2 banks :- b1 and b0

• if the memory of size 160 words is flat  $\Rightarrow$  8 bits address

$$\lceil \log_2 160 \rceil = 8$$



• if I want to address a word

in a specific bank  $\Rightarrow$  I need 7 bits

address  $\rightarrow \lceil \log_2 80 \rceil = 7$ , still, I need to choose the bank

• If the memory is divided in 2 banks, addressing any word is done in 2 steps :-

- 1) choose bank (1-bit), if not chosen ~~(from status)~~
- 2) choose address in the bank (7-bits) ~~from status~~

~~needed~~ Bank selection depends on the addressing mode

- 1) literal  $\rightarrow$  no need to address the data memory
- 2) Direct  $\rightarrow$  status (5) RPO
- 3) indirect  $\rightarrow$  FSR (7)

\* write a pseudo code to read the data memory locations

4E, 6F, 8A, 93, 25, assume there is an instruction RDx which reads the data memory word at address x.

4E  $\rightarrow$  01001110  $\rightarrow$  bank 0  
6F  $\rightarrow$  01101111  $\rightarrow$  bank 0  
8A  $\rightarrow$  10001010  $\rightarrow$  bank 1  
93  $\rightarrow$  10010011  $\rightarrow$  bank 1  
25  $\rightarrow$  00100101  $\rightarrow$  bank 0

} address in the instruction  $\rightarrow$  direct

• Choose bank 0  $\rightarrow$  through status (5)

RD 4E

RD 6F

Choose bank 1

RD 0A


RD 13

Choose bank 0


RD 25




• Status register



if the  
result = 0  
Z becomes  
1



RPO → bank selection in case of direct address.



• to deal with EEPROM we need these registers

• How to read EEPROM :-  
 • write the address you want to read in EEADR register.

switch to bank 1 → set RD bit in EECON1 (=1)

once it is set, start reading, copying from EEPROM into EEDATA.

switch to bank 0 → To deal with the copied value, read it from EEDATA

• RD → set by software, cleared by H.W.

• To write the EEPROM :- 1) put the value in EEDATA

2) put // address in EEADR. <sup>bank switching</sup>

4) write 55h to EECON2

3) set WREN (write enable) in EECON1 // writing to EEPROM is allowed.

5) write AAh to EECON2

4) set WR bit start copying the value from EEDATA to EEPROM


↳ are you sure

because once you write you can't undo it. once writing finish successfully, EEIF=1 in EECON1, if writing failed → WRERR=1 in EECON2.



- WR and RD bits are set by software, cleared by hardware

- EEIF set by H.W, cleared by SW.



- To execute or fetch single instructions,  $T_{osc}$  most of the time is not enough.

- each instruction to be fully executed needs fetch then execute.

- $T_{inst}$ : The time that is enough to fetch or execute a single instruction.

- $T_{inst} = X \cdot T_{osc}$ , where  $X$  is a factor.

example: assume we have 2  $Mcs$   $M_{c1}$  and  $M_{c2}$

	$F_{osc}$	$T_{inst}$	
$M_{c1}$	50MHz	$10 T_{osc}$	$T_{osc1} = \frac{1}{50MHz} = 20ns$
$M_{c2}$	20MHz	$2 T_{osc}$	$T_{osc2} = \frac{1}{20} = 50ns$

$$\Rightarrow T_{inst1} = 10 \cdot T_{osc} = 10 \times 20 = 200ns$$

$$T_{inst2} = 2 \cdot T_{osc} = 2 \times 50 = 100ns$$

• each instruction takes  $T_{inst}$  for fetch and one  $T_{inst}$  for execute =  $2T_{inst}$ , to be fully execute.

• In PIC M.C.  $T_{inst} = 4T_{osc}$

ex:  $F_{osc} = 20\text{MHz} \Rightarrow T_{osc} = \frac{1}{20} = 50\text{ns} \Rightarrow T_{inst} = 4 \times 50 = 200$   
which is the time to make fetch ~~and~~ execute.  
or

ex: given a M.C with freq  $4\text{MHz}$ , How long does it need to fully execute a prog. composed of 10 instructions?

$$F_{osc} = 4\text{MHz}$$

$$T_{osc} = \frac{1}{4} = 0.25\text{MHz}$$

$T_{inst} = 4T_{osc} = 1\text{Ms}$ , each ~~inst~~ instruction requires  $2T_{inst}$ .  
for fetch exec =  $2\text{Ms}$


a prog. of 10 instructions needs  $10\text{inst} \times \frac{2\text{Ms}}{\text{inst}} = 20\text{Ms}$   
"without pipelining".

• with pipelining, the time goes approx. to half  $\Rightarrow$  sometimes, the pipeline fails.

$\Rightarrow$  The pipeline fails when the fetched instructions will not be executed next.

$\Rightarrow$  with pipelining, all instructions require  $T_{inst}$  to be fetched and executed, except the instructions which generates pipeline failure  $\Rightarrow$  They need  $2T_{inst}$ .





On power-up, to keep the PIC in reset mode for a while, there are 2 ways :-

1) external

↳ after 3T the  $V_{CC}$  is high and the PIC exits from reset.


• R  $\rightarrow$  current limiting resistor to protect the PIC.

2) internal

When does reset happens?

when  $\overline{Q} = 0$ , when

$S = 1$



when does  $S = 1$ ?

↳ when any of the following happens :-

a -  $\overline{MCLR} = 0$

b - WDT detects a problem

PIC while not in sleep


c - VDD rise detect

S	R	Q	$\overline{Q}$
0	0	Q	$\overline{Q}$ $\rightarrow$ no change
0	1	$\emptyset$	1
1	0	1	$\emptyset$

unstable

• VDD rise detected

slide 23




when does  $R = 1$  after power up?

• assume Enable PWRT, OST = 1 (enable)

10-bit counter becomes 1 after 1024 cycles of the osc connected to it. <sup>because 10-bits</sup>

• OST counter starts working after PWRT counter



• if one of them is disabled ( $PWRT = 0, OST = 0$ ), no need to wait for counters.

- PWRT is enabled from config. word (bit in config. word)
- OST by default enabled ~~for~~ for osc types XT, HS, LP.



• each line in the Assembly Code  $\equiv$  a line in the machine code. (more efficient than high level language)

• high-level language  $\rightarrow$  Assembly  $\rightarrow$  machine

• instructions are executed by the CPU (ALU)

• if destination bit "d" = 0  $\rightarrow$  the result stored in the working register.

• if destination bit "d" = 1  $\rightarrow$  the result stored in the data memory.

• The destination bit is an operand in the instruction.

• Categories of instruction :-

1) Byte oriented file register (file register  $\equiv$  Data memory)  
 $\hookrightarrow$  works on a full Byte in the data memory

2) bit oriented file register

$\hookrightarrow$  works on a single bit.

3) literal operations

$\hookrightarrow$  no data memory access (the value is in the instruction)

4) ~~Control~~ Control instructions (change path of execution)

$\hookrightarrow$  like (jump, return ...)

Parameters of each category:-

1) Byte oriented  $\rightarrow$  <sup>a</sup> address of the file register

$\hookrightarrow$  f (7-bits) (not 8 because of status register)  
 $\hookrightarrow$  b destination bit "d" (1-bit)

2) bit oriented  $\rightarrow$  <sup>a</sup> f (7-bits), <sup>b</sup> bit to work on (b) (3-bits)  
 $\hookrightarrow$  stored in the same location.

3) literal  $\rightarrow$  value to work on "k" (8-bits)  
 $\hookrightarrow$  always stored in working register

4) control  $\rightarrow$  "k" (11-bits) call/GoTo

• Format of instructions:-

1) Byte oriented

$\hookrightarrow$  opcode, f, d

2) bit "

$\hookrightarrow$  opcode, f, b

3) literal

$\hookrightarrow$  opcode, k

4) control

$\hookrightarrow$  opcode, k




Arithmetic instructions

because we add 2 values  
 OP ← ADDLW <sup>literal</sup> working K  
 ADDWF F, d <sub>data memory</sub>

OP ← SUBLW K  
 SUBWF F, d

OP ← INCF F, d  
 DECF F, d  
 COMF F, d



working register ← W = 2

4) ADDWF 22, 1

5) ADDLW 20

1) W = 7

↳ value

2) address 21 becomes = D<sub>h</sub> (7+6)

3) W = 10 = A<sub>h</sub>

4) address 22 becomes ~~22~~ 11<sub>h</sub> (7+10)

5) W = 2A

- `SUBLW K` } we always subtract the value of
- `SUBWF F,d` } the working register

$$\hookrightarrow [K] - [W] \rightarrow [W]$$

$$\hookrightarrow [F] - [W] \xrightarrow{d=0} [W]$$

$$\xrightarrow{d=1} [F]$$

• assume  $A=5, B=7$

$$A \quad 0000\ 0101 \xrightarrow{2's\ comp.} 1111\ 1011$$

$$B \quad 0000\ 0111 \xrightarrow{2's\ comp.} 1111\ 1001$$

$$A - B (5 - 7) = A + 2's\ comp.(B)$$

$$c=0 \quad \begin{array}{r} 0000\ 0101 \\ + 1111\ 1001 \\ \hline 1111\ 1110 \end{array}$$

$$B - A = B + 2's\ comp\ of\ A.$$

$$c=1 \quad \begin{array}{r} 0000\ 0111 \\ + 1111\ 1011 \\ \hline 0000\ 0010 \end{array}$$

if  $c$  "carry" = 0  $\rightarrow$  The result is negative

" " " = 1  $\rightarrow$  The result is positive

Example :-

24	7
25	6

1) `SUBLW 9`

2) `SUBWF 24,0`

3) `SUBWF 25,1`

1)  $9 - 5 = 4 \rightarrow W = 4$

2)  $7 - 4 = 3 \rightarrow W = 3$

3) address 25 becomes 3

$$\hookrightarrow 6 - 3$$



data memory

26	05	
27	06	
28	A	

W = 0F

- 1) INCF 26,0
- 2) DECF 27,1
- 3) COMF 28,0

1)  $W = 06$  (~~F~~  $5 + 1 \rightarrow [W]$ )

2) address 27 becomes (05)

3)  $W = F5 \rightarrow A = 00001010$

$\bar{A} = 11110101 = F5$

- each instruction cycle =  $4T_{osc}$
- ↳  $1T_{inst} = 4T_{osc}$

Logic instructions (used to do bits masking)

↳ set, clear, or complement part of the word and keep the others.

-  $A \cdot 0 = 0$  } clear

-  $A \cdot 1 = A$  } complement

-  $A \oplus 0 = A$

-  $A \oplus 1 = \bar{A}$

-  $A + 0 = A$  } set

-  $A + 1 = 1$

ANDLW k

ANDWF f,d

IORLW k

IORWF f,d

XORLW k

XORWF f,d

• Example: write instruction to set the least sig. 4 bits of the w-reg.

answ:- set and no address

↳ IORLW

IORLW 0F (0000 1111)

Example:- write instruction to clear the most sig. 4 bits in w-reg.

ANDLW ~~0F~~ FO

~~ANDLW 0F~~  
X



• Example: Comp. even position bits in w-reg.

XORLW 55

• Example: write code to clear the least sig. 4 bits of the address 22.

~~ANDWF 22,1~~

1) write in the working register the value F0

2) ANDWF 22,1

## Data movement instructions.

• MOVW → move literal to working register

• MOVWF → move from working register to data memory

• MOVF → from data memory to working register or to itself.

• To write (initialize) any data memory location with

Value

↳ A) MOVW B) MOVWF

• To copy a value from data memory location to another

↳ A) MOVF B) MOVWF

• SWAPF → swapping between the most sig. 4 bits with the least sig. 4 bits → the result stored in working register

• MOVF to itself like (MoveF 21) → to check the z-flag

MoveF 20, 1<sup>d</sup>

$z = 1 \rightarrow [20] = 1$

$z \neq 1 \rightarrow [20] = 0$

• Call instructions

• CALL K : PC → K (instruction in address K)

• GOTO K : PC → K (instruction in address K)

• At first, ~~CALL~~ CALL instruction stores the PC in a stack in order to return and complete the execution

(PC Push → stack)

• RETURN (PC ← Pop → stack)

• Conditional branch :- GOTO if condition is true

(loops, if, if-else, switch ...)

INCF SZ F, d

DECF SZ F, d

BTFSS F, b

BTFSC F, b

} → Conditional skip next instruction



Example :- `INCF SZ 22, 1` → increment, then if = zero skip.

`DECF SZ 23, 1` → decrement " " " "

`BTFSC 24, 3` → if bit 3 in address 24 = 0 skip

- skip takes 2 cycles, if there is no skip → only 1 cycle
- cycle =  $1 T_{inst}$ .
- skip only one instruction.

Example :-

```
for (int x = 50; x < 70; x++) {
```

```
    [code]
```

```
}
```

```
    MOVLW 50
```

```
    MOVWF 15 → x in address 15
```

```
    DECFSZ 15, 1
```

```
    GOTO label
```

block

Miscellaneous Instructions

• CLRF  $F \rightarrow$  the value in address " $F$ " becomes 0

• CLRW  $\rightarrow$  " " " " working register " "

• NOP  $\rightarrow$  don't do anything



selecting banks  
 • BCF  $F, b \rightarrow$  clear bit in certain address.  
 • BSF  $F, b \rightarrow$  set bit in certain address

$\hookrightarrow$  to select bank 1  $\rightarrow$  BSF STATUS 5

to select bank 0  $\rightarrow$  BCF STATUS 5.

• CLRWDT  $\rightarrow$  clear watchdog timer

• sleep  $\rightarrow$  pic in sleep mode.



• RLF  $\rightarrow$  if  $C=0 \rightarrow *2$

$\hookrightarrow$  if  $C=1 \rightarrow *2+1$

• RRF  $\rightarrow$  if  $C=0 \rightarrow$  int div by 2.



example:- RLF 17, 1

RLF 18, 0

what are the final values  
of address 17 and 18 after  
executing the previous code.

17	6	
18	5	
19		

C=1

[17] = 0000 0110

[18] = 0000 0101

[17] = 13

[18] = 5

W = 10

Example :- write code to multiply the value in address 19 by 8

~~RLW 19, 8~~ BCF STATUS C

~~RLW 19, 8~~ RLF 19, 1

BCF STATUS C

RLF 19, 1

BCF STATUS C

RLF 19, 1

Note :- andlw B'11110110' → clear bits 0, 3.

xorlw B'01010101' → complement the even position  
bits.

Remember:- 1) byte oriented file seg.

op, f, d  
8 7 1 → # of bits

2) bit " " "

op, f, b  
4 7 3 → # of bits

3) literal " " "

op, k  
6 8 → # of bits

4) control " " " "

op, k<sub>1</sub>  
3 " → # of bits

• opcode must be unique for each instruction.

• if the opcode is of fixed length

$$L \lceil \log_2 35 \rceil = 6 \text{ bits}$$

↳ # of instructions.

• Any assembler line have four elements:-

1) label → at very beginning of the line

2) instruction memory → 35 instructions

3) operands → according to the instructions

4) comments.

\* label → once defined, I can use it as operand and its value = the address of first instruction comes after it.

\* label is case sensitive, ex:- call label → 11-bits

≡ label (instruction) → 14-bits



• Comment starts with ( ; )

↳ ; comment  
↳ can be stand alone in a line.

↳ comments are stripped by the compiler (doesn't ~~convert~~ convert it to machine code).

• Values bases: (operands)

1) Decimal

↳ D 'value' / d 'value'

2) binary

↳ B 'value' / b 'value'

3) octal

↳ O 'value' / O 'value'

4) ASCII

↳ ' ' / 'A' / 'a'

5) Hexa.

↳ H 'value' / h 'value' / Ox 'value' / no symbol  
default base

• if the hex. value starts with letter it must be ~~not~~ preceded by either "H" or 'ox' / o.w the compiler will deal with it as a label.

• Assembler directives :- gives information to the assembler at compilation time. then ~~they~~ they are discarded.



↳ 1) #include :- allows the assembler to open a library file and use anything in it.  
(#include 'PIC16F84A.INC')

↳ you can use all registers and flags by their name.

ex :- BSF STATUS, C

2) EQU :- to define constant and can be used as you want. ex: STATUS EQU 03 (03 instead of STATUS) / RPO EQU 5  
↳ From datasheet.

3) ORG :- Tells the assembler where to store the next instruction after compilation.



• at the begning of the code use (ORG 0000) to start the code from the first instruction.

• at the begning of the interrupt code use (ORG 0004), but its not needed except if you enabled the interrupts / by default the interrupts are disabled.



4) Cblock → define a block of variables with sequential values

↳ ex: Cblock 20

Var 1  
Var 2  
Var 3

} → Var 1 = 20  
" 2 = 21  
" 3 = 22  
Var, EQU 20  
Var, EQU 21  
Var, EQU 22

5) end : tells the assembler not to compile any line after this point

Sample program slide 24:

GoTo start → ORG 0000

1) MOVF 31,0 (move from address 31 to the working register)

2) ADDWF 45,0

3) ADDWF 47,0

4) MOVWF 22

end

.if the interrupt is enable →

ORG 0004

GoTo interrupt vector

• To know the bank → convert the addresses to binary.

slide 25 → we have 8 instructions, each instruction is 14-bits

Done GOTO Done → 14 bits

opcode (3-bits)      K (11-bits)

↳ address of next instruction after done = A

From data-sheet.

Sample Program 2 slide 26 → 10 instructions = 140 bits

• swapping between 2 variables → needs 3 variables

ORG 0000

goto START

bcf STATUS, RPO → bank selection

movf 0x33, 0

movf 0x22

movf 0x11, 0

movwf 0x33

~~movf~~ movf 0x22, 0

movwf 0x11

Done goto Done → to keep the PIC always running.  
end

ORG 05 → no address

inst 1 → address 5

ORG 09 → no address

L3 inst 2 → address 9

inst 7 → address 10

L5 ORG 50 → no address

L6 inst 8 → address 50

L7 inst 9 → address 51 (goto L5)

L3  
09

Note: ORG

deals with

Program memory.

Note: goto takes

2 cycles to be executed.



if address in 279 register then 0

Chapter 5

lecture 12

ex: if [27] > 9

block 1

else

block 2

MOVLW 9

SUBWF 27, 0

BTFSC STATUS, C

GOTO block 1

GOTO block 2

skip if [27] < 9

block 1 =

GOTO NEXT

if block 2 is executed skip block 2

block 2 =

NEXT

ex: for (int i = 40, i > 0, i--)

block 1

~~MOVLW~~  
~~MOVLW~~

Counter EQU 21

MOVLW D'90'

MOVWF Counter

block 2

decfsz Counter (1)

GOTO block 1

if 0 -> infinite loop

ex:- for (int counter = 7; counter < 100; counter++)

block 2

Counter EQU 22

MOVLW 7

MOVWF Counter

} 7 iterations

block 2

INCF Counter, 1

MOVLW D'100'

SUBWF Counter, 0

BTFSS STATUS, Z

GOTO block 1

MOVLW 0

MOVWF Counter

} 256 iterations → max.

loop

INCF S7 Counter, 1

GOTO loop

Note:- 0 → dec → FF (255)

for (int i = 7; i < 70; i++)

for (int j = 15; j < 70; j++)

MOVLW D'7'

MOVWF Count 1

MOVLW D'15'

MOVWF Count 2

decfsz Count, 1

GOTO loop

decfsz Count 2, 1

GOTO . loop.

loop = block 1



Example 1:- [11] + [22]

if C=0 result in 33

else result in 44

MOVWF 11, 0

ADDWF 22, 0

BTFSS STATUS, C

GOTO Clear

MOVWF 44

GOTO Done

Clear MOVWF 33

Done GOTO Done


Note:- (if-else statements need 2-3 GOTO).

Note:- any loop iterates 256 time max.

↳ because we have 8-bits variables

Example 2:- CountH EQU

CountL EQU



loop MOVF CountL, 1

BTFSS STATUS, Z

GOTO Decl

MOVF CountH, 1

BTFSC STATUS, Z

GOTO Done

DECLF CountH, 1


DECLF CountL, 1

GOTO Loop

Done GOTO Done

• Subroutine:- code, starts with label, and ends with Return, return lw → executed when invoked by (call label).

Call instruction



• ~~return~~ .retlw K

• Return



stack Pop, PC

1) movlw      Return

• To Pass parameters to the subroutine store them in the data memory and make the function works on them.

• Delay :-

1) by software delay: add NOP instructions as much as you want. each Nop takes 1 Tinst.

2) by Hardware delay: timer (0)

example:- Assume  $F_{osc} = 400 \text{ Hz}$ , delay = 0.5

loop      Turn on LED.

$$\text{delay} = \left[ \frac{4}{F_{osc}} * \# \text{ of } T_{inst} = (T_{inst} * \# T_{inst}) \right]$$

Turn off LED

$$0.5 = \frac{4}{400} * T_{inst}$$

$$\# \text{ of } \text{NOP} = 50$$

Goto loop



• instead of using number of (NOP) → use loops.

$$\text{Delay} = 4/F_{\text{osc}} \times \# \text{ of } T_{\text{inst}}$$

↳ known by tracing the code.

- 1) initialization
- 2) all iterations except the last one
- 3) last iteration.

Example 1 (slides) →  $\text{Delay} = 5 \times 10^{-6} \times \left[ \begin{array}{l} \text{mov} \quad \text{mov} \quad \text{nop} \quad \text{nop} \quad \text{dec} \quad \text{goto} \\ (1+1) + 199 \times (1+1+1+2) \\ \text{nop} \quad \text{nop} \quad \text{dec} \\ + (1+1+2) \end{array} \right]$

$$= 5.005 \text{ ms.}$$

↳ if it is a sub.  $(5.005 \overset{\text{call}}{\uparrow} + 2 + \overset{\text{return}}{\uparrow} 2) \times 5 \mu\text{s}$

$$= 2.025 \text{ ms}$$

• modify the code to give exactly 4 ms

↳ start from the counter (assume counter = X)

$$\text{delay} = T_{\text{inst}} \times \# \text{ of } T_{\text{inst}}$$

$$4 \times 10^{-3} = 4/800 \times \# \text{ of } T_{\text{inst}}$$

$$\# \text{ of } T_{\text{inst}} = 800 = (1+1) + (X-1) \times (1+1+1+2) + (1+1+2)$$

$$X = 159.8$$

so counter = 159 (the delay is not exactly 4 now, because # of  $T_{\text{inst}} = 796$ ) → so add 4 NOP before the loop.

Ex:- write sub. to give exactly 10ms including the call inst.  
assuming  $F_{osc} = 1\text{MHz}$

$$T_{inst} = \frac{4}{1\text{MHz}} = 4\mu\text{s}$$

$$\text{delay} = T_{inst} \times \# \text{ of } T_{inst}$$

$$10 \times 10^{-3} = 4 \times 10^{-6} \times \# \text{ of } T_{inst}$$

$$\# \text{ of } T_{inst} = 2500$$

sub Movlw X

Movwf counter

label Nop

Nop

Nop

Nop

decfsz counter, 1

goto label

return

$$2500 = 2 + 2 + 7 \times (x-1) + 8$$

$x = 356$ , large number  $\rightarrow$  add Nop



- Literal → value in the instruction
- Direct → " " " " data memory, address in the instruction
- indirect → " " " " data memory, address in the FSR.

• Nested loop :-

- 1) initialization
- 2) first external iteration
  - { all internal except last.
  - last internal iteration.
- 3) all external except first and last
  - {
  - }
- 4) last external iteration
  - {
  - }

• example slide 23 :

delay = 10ms / Fosc = 4MHz

delay =  $4 / F_{osc} \times \# \text{ of } T_{inst}$

$10 \times 10^{-3} = 4 / 4 \times 10^6 \times \# \text{ of } T_{inst}$

# of  $T_{inst} = 10,000$

$$\begin{aligned}
 & \text{call } 2 + (1 + 1 + 1 + 1 + 1) \\
 & + 249 \times \begin{matrix} \text{nop} & \text{mov} & \text{mov} & \text{mov} & \text{mov} \\ (1+2) & & & & \end{matrix} + \begin{matrix} \text{dec} & \text{goto} & & \text{dec} & \text{dec} & \text{goto} \\ (2+1) & & & +2 & & \end{matrix} + 11 \times [255 \times 3 + 5] + 255 \times 3 + 1 \\
 & (2 + 2 + 2)
 \end{aligned}$$

example: write code to clear the data memory of addresses 0x10 → 0x4F  
64 location

CLRF 10

CLRF 11

CLRF 12

⋮

CLRF 4F

64  
times

so use  
loop

movlw D'64'

movwf counter

loop CLRF counter

decfsz counter

Goto loop

error → here we need indirect  
addressing because we are  
dec the address.

Q: why do we need indirect address?

answ: when we need to manipulate the address of data memory

↳ (++ , -- , +=)

1) write the address in FSR

2) replace operand by either 00 or INDF

movlw D'64'

movwf counter

movlw 10

movwf FSR

loop CLRF ~~INDF~~

INCF FSR, 1

decfsz counter

Goto loop



example:- write code to complement value of address 17 using indirect addressing.

```

MOVLW 17
MOVWF FSR
COMF INDF, 1
COMF 17, 1 ←

```

• we can't write value in INDF  
↳ it is not real register. It is just a pointer

• how to choose the bank in indirect addressing?

example:- write code to copy the value in address 0x83 to the W-Reg using both direct and indirect addressing

indirect

```

BSF STATUS, RP0
MOVF 02, 0
MOVLW 0x82
MOVWF FSR
MOVF INDF, 0

```

~~direct~~ example slide 27 direct

```

MOVF 0x10, 0
ADDWF 0x11, 0
ADDWF 0x12, 0
; ...
ADDWF 0x1F, 0
MOVWF 0x20

```

• Array is an example of a look-up table

```

int a[6] = {0, 1, 4, 9, 16, 25};


```

} movlw 2 = count (sizeof a) }  
} call lookup }

• we have instruction (retlw = #of elements) →

PC low  
ADDWF PCL, 1

- 0) retlw 0
- 1) retlw 1
- 2) retlw 4
- 3) retlw 9
- 4) retlw 16
- 5) retlw 25



modify the array to give squares of number from (3-8)

lookup movwf Temp

movlw 3

SUBWF Temp, 0

ex: movlw 5

ADDWF PCL, 1

call lookup

retlw 9

retlw D'16'

retlw D'25'

retlw D'36'

retlw D'49'

retlw D'64'





interrupt:- is a code (starts at 0004, ends with RETFIE)  
↳ executed when called by hardware event

Note :- (0004 → interrupt vector)

• interrupts have higher priority than the main code.

• Types of interrupt :-

1) external 

2) internal 

3) maskable :- can be disabled. (In PIC, all interrupts are maskable, because they are disabled by default).

4) non maskable :- can't be disabled.

• For an interrupt to happen (PC → 0004) (slide 6)

1) Global Interrupt enable (GIE) = 1 } → by SW (set and cleared)

2) local enable for any of the 4 interrupt types

3) Flag = 1 for an enabled interrupt. → by hardware event,

cleared by software.

• Interrupt flag can be set regardless of enable bits.

• when  $R=1 \rightarrow$  reset  $\rightarrow$  Flag = 0.

• There are 4 types of interrupt

1) Timer 0 overflow interrupt  $\rightarrow$  when timer 0 delay is over  
 $\hookrightarrow$  TOIF = 1

(when  $\underbrace{TOIF=1}_{\text{by h.w}}, \underbrace{OBIF=1}_{\text{by s.w}}, \underbrace{GIE=1}_{\text{flag by hardware}}$ )

$\hookrightarrow$  then interrupt occurs.

2) External interrupt  $\rightarrow$  when positive edge or negative edge on RB0 pin of Port B.

$\hookrightarrow$  INTE = 1

(when INTE = 1, GIE = 1)

$\hookrightarrow$  interrupt

3) Port B change  $\rightarrow$  any change on the upper 4 bits of Port B.

$\hookrightarrow$  RBIF = 1

when (GIE = 1, RBIE = 1)  $\rightarrow$  interrupt

4) EEPROM write complete

$\hookrightarrow$  when copy to EEPROM is over  $\rightarrow$  EEIF = 1

(when GIE = 1, EEIE = 1)

$\hookrightarrow$  interrupt



The PIC will wake up from sleep, if ~~at least~~ 1 of the flags = 1 while its corresponding enable bit = 1 regardless of the GIE value

To deal with the interrupts:-

1) GIE bit (1-bit)

2) local enables (4-bits)

3) ~~interrupt~~ interrupt flags (4-bits)

4) For  $\uparrow \downarrow$  in external interrupt (1-bit)

} set, clear  
by s.w

} set by  
h.w cleared  
by software

1-2-3 → in INTC0N except EEIF in EEC0N1

4 - in option register

Slide 11

Lecture 16

when interrupt occurs, after saving the PC on stack, the GIE is cleared to prevent any other interrupt from interrupting the CPU.

- Why the interrupt should end with RETFIE? because this instruction set the GIE by default (GIE = 1)
- the GIE is set only once by us at the beginning of the interrupt code.
- What shall I do to deal with interrupts?
  - 1) start ~~the~~ interrupt code at address 0004
  - 2) ends the interrupt code with (RETFIE)
  - 3) enable GIE
  - 4) enable local enable (one of them only)
  - 5) if you deal with (PORT B change interrupt) clear the flag at the beginning. (RBF Flag)
  - 6) you should clear the flag before RETFIE (the flag which you used)

Note: we can clear the flags, but we can't set them (we don't need to set them in the code)



Example slide 13 :-

ORG 0000 → reset vector address

GOTO START

ORG 0004 → interrupt vector address.

GOTO ISR

START BSF INTCON, GIE → set the GIE (=1)

BSF INTCON, INTE

BSF STATUS, RPO → switching to bank 1

BSF OPTION\_REG, 6 → rising edge

BSF STATUS, RPO → switching to bank 0

CLRW → clear the working register

loop ADDWF 0x0A, 0

GOTO loop → until interrupt occurs

ISR MOVWF 0x10 ] → when interrupt

CLRW

BCF INTCON, INTF

retfie → return from the ISR

end

~~we need~~ we need context saving iff the interrupt change a value needed by the main code.

~~Any Reg (w-register) except W-reg and status~~ →

How to save context :-

1) any file register except w-reg and STATUS

ISR MOVF (15) 0 → example.

MOVWF Temp

on address  
15

MOVF Temp, 0

MOVWF 15

retfie

we can't deal with the STATUS REG. like this because it may affect the Z-flag if STATUS = 0  
↳ so, use swap.

2) W-REG

ISR MOVWF Temp

MOVF Temp, 0

RETFIE

Note: according to the H.W, no priority between interrupts

3) STATUS REG.

ISR SWAPF STATUS, 0

MOVWF Temp

SWAPF Temp, 0

MOVWF STATUS

retfie.



Example :- write a code that when an external interrupt occurs, multiply value in address 15 by 4. and when Timer0 overflow interrupt then subtract 9 from address 15. (on the falling edge)

```

#include 'PIC16F84A.INC
ORG 0000
GOTO START


ORG 0004
GOTO ISR

START BSF INTCON, GIE
      BSF INTCON, TOIF
      BSF INTCON, INTF
      switch to bank 0
      BCF OPTION_REG, 6
      switch to bank 1
loop loop GOTO loop → to prevent the CPU from executing
                        the interrupt code without an
                        interrupt occurs.
ISR   BTFSC INTCON, INTF
      GOTO external
      BTFSC INTCON, TOIF
      GOTO timer0
      BCF INTCON, INTF
      retfie


external BCF STATUS, C
        RLF 0x15, 1
        BCF STATUS, C
        RLF 0x15, 1
        timer0 movlw 4
        SUBWF 15, 1
        BCF INTCON, TOIF
        retfie
        end

```

Mid



TOIF = 1  
 TOIE = 1  
 OIF = 1




to control the Timer 0

TMR0  
 ↓  
 to control  
 the initial value

Option Reg.

$P_{s2}P_{s1}P_{s0} + 1$   
 Prescale = 2



ex: Prescale on 16  
 ↳ frequency div  
 then count after  
 16 cycle  
 ↓  
 Prescale → to increase  
 the delay




Example:- assume  $PSA = 1$  and  $PS_2 PS_1 PS_0 = 110$

↳ no prescale

if  $PSA = 0$  and  $PS_2 PS_1 PS_0 = 110$

↳ Prescale =  $2^{6+1} = 128$

↳ this means instead of counting after each cycle, count after 128 cycle, delay increases 128 times.



↳ if 1 → invert the clock.

(ex. instead of counting on +ve edge, count on -ve edge)

$(PSA, PS_2, PS_1, PS_0, TOSC, TOSIE)$  → These bits are in the ~~PSA~~ option register

Delay of Timer 0 =  $\frac{4}{F_{osc}} \times \text{Prescale} \times (256 - IN)$   
 Cycle length # of cycles

Example: write code to increment the value in address 18 every 10ms, use timer and interrupt

Assume  $F_{osc} = 4\text{MHz}$

$$\text{Delay} = \frac{4}{F_{osc}} \times \text{Prescale} \times (256 - IN)$$

$$10\text{ms} = \frac{4}{4 \times 10^{-6}} \times \text{Presc} \times (X)$$

$$\text{Presc} \cdot X = 10,000$$

assume  $\text{Presc} = 16$  then  $X = \frac{10000}{16} = 625$

↳ larger than

assume  $\text{Presc} = 64$  then  $X \approx 156$

256 X

$$IN = 256 - X = 100$$

→ So  $\text{Presc} = 64, IN = 100$

Note:  $\text{Pics} = 256$   
at most

≠ include PIC16F84A.INC

ORG 0000

GOTO START

ORG 0004

GOTO ISR

START BSF ~~IE~~ INTCON, GIE

BSF INTCON, T0IE

MOVLW D'100' → IN

MOVWF TMR0

bank switching  
→  
b1

MOVLW B'xxx0101' internal, prescaled, 64

MOVWF OPTION\_REG

b0 →

loop GOTO loop → after 10ms exit the loop

ISR BCF INTCON, T0IF

INCF 18, 1

} MOVLW D'100'  
MOVWF TMR0

retfie

end



in the previous example, assume delay = 20ms

$$20 \times 10^{-3} = \frac{4}{4 \times 10^6} \times \text{Presc} \times X$$

$$\text{Presc} = 128 \rightarrow X = 156 \rightarrow \text{IN} = 100$$

$$\text{Counter} = 50$$

```
#include PIC16F84A.INC
```

```
ORG 0000
```

```
GOTO START
```

```
ORG 0004
```

```
GOTO ISR
```

```
START BSF INTCON, GIE
```

```
BSF INTCON, TOIF
```

```
MOVLW D'50'
```

```
MOVWF 20
```

```
MOVLW D'100'
```

```
MOVWF TMR0
```

```
→ b1
```

```
MOVLW B'0xx0x010'
```

```
MOVWF OPTION_REG
```

```
→ b0
```

```
Loop GOTO loop
```

```
ISR BSF INTCON, TOIF
```

```
MOVLW D'100'
```

```
MOVWF TMR0
```

```
decfsz 20,1
```

```
retfie
```

```
INCF 18,1
```

```
MOVLW D'50'
```

```
MOVWF 20
```


```
retfie
```

Note: max delay  $\rightarrow$  IN=0 / Pres = 256

Presc of WDT =  $2^{P_{s2} P_{s1} P_{s0}}$

↳ watch dog timer

WDT is 8-bit counter  $\rightarrow$  CRWDT  $\rightarrow$  restart counting from 0




Cycle length =  $\frac{18 \text{ ms}}{256}$

Delay of WDT =  $18 \text{ ms} * \text{prescale}$

Example: assume WDT is enabled from config. word and PSA = 0 (not prescaled)


delay of WDT =  $18 \text{ ms} * 1 = 18 \text{ ms}$  (1 when no Presc)



Note: max delay of WDT when Presc = 128  
↳ 2.3 seconds



• How to enter sleep mode?



• How to exit from sleep mode?

1) interrupt flag = 1 while its enabled, regardless of GIE.

if  $GIE = 0$  (continue from next instruction),  $GIE = 1$  (return from interrupt)

2)  $MCLR = 0$  (return to 0000)

3) WDT if enabled (wake up after 18ms \* Presc)

• max sleep if WDT is enable = 2.3 seconds

(return to the next instruction after SLEEP)


except timer overflow because OSF.

# Chapter 3

Note :- memory mapped I/O, each I/O has a memory location mapped to it.

- to deal with any I/O device → through (special function registers)
- to connect any I/O device → on Port A (5-bits) and Port B (8-bits), if each I/O device is single bit max # of devices = 13 due to 13 pins

defined on PIC16F84A-INC



data

control


if the bit = 1 → input device  
" " " = 0 → output device  
if input or output

ex:- if pin 4 on Port B is input → TRIS(B)(4) = 1

• Pins are independent and half duplex.



example slide 7



```
BSE STATUS, RPO, switch to bank
MOVLW B'10000111' 1 because TRISB
MOVWF TRISB
BCF STATUS, RPO
MOVF PORTB, 0
```

we need to know what is connected to the ~~input~~ input and its state to determine its final value. (connected switches or sensors on inputs)

Example 1 slide 8:-

```
BSE STATUS, RPO
MOVLW 0x00
MOVWF TRISB
BCF STATUS, RPO
MOVLW 0xAA
MOVWF PORTB
```

connected led on outputs for example, when 1- led is on)



Example 2 slide 8 :-

BSF STATUS, RP0

MOVLW B'xyx1111'


MOVWF TRISA

BCF STATUS, RP0

MOVF PORTA, 0 → read



MOVWF 0X0D → save





• why to add resistor ?

- ↳ 1) current limiting
- 2) to enforce the ~~input~~ input to connect to the ground in order to avoid noise.




Example:

→ bank 1

CLRF TRISB

movlw B'11100111'

movwf PortB




} current source

} current sink

↳ first 3 are on, last 5 are off.

write code


~~star~~ - schmitt Trigger input has two thresholds.



VHL → if initially the output is H, to convert into low, the input voltage must go below VHL

VUH → if initially the output is L, to convert into high, the input voltage must go above the VUH


$$(VHL < VUH)$$



advantages → 1) cancel noise 2) fast switching



## The oscillator




• 2 types of OSC.

- 1) Resistor - capacitor
- 2) Crystal or ceramic.


remember :- in n-MosFet  $\rightarrow$  if  $V_G = 1 \rightarrow$  short circuit.

$V_G = 0$  , open circuit.

slide (34)  $V_O = 1 \rightarrow V_G = 1 \rightarrow$  short circuit and the capacitor starts discharging



(RC oscillator)



• Crystal oscillator  $\rightarrow$  takes small current  $\rightarrow$  Oscillation  $\rightarrow$  generates electromagnetic field  $\rightarrow$  high voltage  $\rightarrow$  inverter (low) which decline the oscillation process and the electromagnetic field.



in RC oscillator  $\rightarrow$  frequency depends on the RC constant (T)

in Crystal oscillator  $\rightarrow$  frequency depends on the quartz


• in crystal (the crystal oscillator) is connected between the two pins (OSC1, OSC2), with 2 capacitors in order to cancel noise and fast stabilization

• in the RC oscillator, the n-mosfet and the schmitt trigger are inside the PIC, R and C are connected on a single pin




• we have challenges with 2 solutions:-

1) synchronous  
↳ the clock is shared



2) Asynchronous




→ 2 clocks need to be resynchronized through resynchronize after each word using stop and start (stop and start could be more than 1-bit)


data in Asynchronous is formatted according to protocol.

• synchronous is faster than Asynchronous due to less overhead, as well as its simpler.

• serial Port  $\equiv$  shift register  $\rightarrow$  shift the bit on each cycle



input  $\rightarrow$  output after 7 cycles (# of D-Flipflops = 7)



• interrupt to tell that Transmission is finished to send the next byte ( $TXIF=1$ )

• " " " " the byte is received to read it ( $RCIF$ )



These interrupts are related to 16F877A (it has more interrupt types)


It has the serial port

Note: 16F877A is within the same family of the 16F84A

• Data memory in 16F84A → 2 banks

• Data memory in 16F877A → 4 banks





Note: max size of FSR = 8-bits


example: write code to read the value in address 97 to w-reg using both direct and indirect.

```

Direct -> BSF STATUS, 5
          BSF STATUS, 6
          MOVF 17, 0
  
```

```

Indirect -> BSF STATUS, IRP
            MOVLW 97
            MOVWF FSR
            MOVF INDF, 0
  
```



• assume we have instruction in the 8K memory

(GOTO 1955) → 1100101010101

↓ Compiler


opcode | 0010101010101 → 11-bit operand (K).

first 2-bits are missed !!!

↳ so, divide the program memory in the 16F877A into pages (horizontally) → we need 4-Pages each page is 2K → then we need (2-bits) to determine the page. (bits 12, 11 in the PC)

↳ through the (PCLATH) (bits 4, 3 in the PCLATH)

Page selection  
BSF PCLATH, 4  
BSF PCLATH, 3  
GOTO 155





ex: read address 0x1AE

110101110

Direct

```

BSF STATUS, 6
BSF STATUS, 5
MOVF 0x2E, 0xFF

```

indirect

```

BSF STATUS, 7
MOVLW 0xAE
MOVWF FSR
MOVF INDF, 0

```

ex: Call 0x1A55, 110010101010 (Page 5)

```

BSF PCLATH, 4
BSF PCLATH, 3
Call 0x155

```

Note: modifying PCLATH will not modify the PC until (call) instructions, that's why it is called (PC latch high)

Note: stack size (word size in the stack) = size of the PC.

due to there are more I/O's in 16F877A, # of interrupt types increases.

we have 11 new interrupt types.

4 <sup>one</sup> conditions for interrupt to occur in 16F877A:

- 1) GIE is enabled
- 2) PEIE is enabled
- 3) ~~8~~ local enable = 1
- 4) Flag is enabled


To deal with I/Os in PIC 16F877A we have a special function registers.

- |          |  |           |  |
|----------|--|-----------|--|
| 1) TXSTA | }<br><del>8</del><br>$\hookrightarrow$ mainly for Tx<br>(transmission) | 5) INTCON | }<br>$\hookrightarrow$ for interrupts                                    |
| 2) TXREG |  | 6) PTE1   |  |
| 3) RCSTA | }<br>$\hookrightarrow$ mainly for Rx<br>(receiving)                    | 7) PIR1   |  |
| 4) RCREG |  | 8) SPBR   | $\hookrightarrow$ for baud rate  |
|          |  | 9) TRISC  | $\hookrightarrow$ determine RC0 and RC1<br>output, $\downarrow$<br>input |

- TXSTA, RCSTA  $\rightarrow$  for control
- TXREG, RCREG  $\rightarrow$  for Data
- INTCON has GIE, PEIE
- PTE1  $\rightarrow$  has the new enables
- PIR1  $\rightarrow$  has the new flags.
- SPBR  $\rightarrow$  same value for Tx and Rx.

Note:- PEIE instead of EEIE in INTCON





slide 22

- TSR Register can't be accessed, it doesn't ~~have~~ <sup>have</sup> an address. (write in Tx register, and TXEN and SPEN should be enabled)

- ↳ ~~when~~ the byte transfers from Tx register when the TSR Register is empty.

- when the byte is received in Rx Reg an interrupt occurs.

so

- To send a byte, write it in TxREG

- If TSR is empty, TxREG is moved to TSR.

⇒ TXIF = 1, if GIE, PEIE and TXIE are = 1  
↳ interrupt

- transmission to start ⇒ 2 enables: SPEN and TXEN.

- 1st is LSB, and last is MSB

- baud rate =  $F(\text{SPBRG}, \text{BRGH}, \text{FOSC})$

- When TSR is empty ⇒ TRMT = 1

- if TX9 = 1 ⇒ the serial port will send additional <sup>th</sup> 9-bit with each word. usually Parity. →

(stored TX9D1)

• TxIF = is read only = 1 when TxREG is empty  
          1 1 1 1 = 0 when TxREG is full.

• we don't write directly on TSR, to avoid

slide 27

lecture 22

OVER = 1: when the stop bit of 3<sup>rd</sup> word  
is received before reading the previous 2 bytes  
→ 1) 3<sup>rd</sup> byte is lost  
   2) reception is stopped

FERR = 1: if received stop bit = 0

• RCIF → is read only

↳ = 1: when RCREG at least has 1 word

↳ = 0: when RCREG is empty

```
MOV F RCREG, 0  
(if RCREG = 1still)  
MOV F RCREG, 0
```



OERR  $\Rightarrow$  read only, as long as it is equal to 1, there is no reception

To solve it :-

avoid :-

GLE = 1

PEIE = 1

PCIE = 1

⋮

1) read 2 bytes


2) CREN = 0  $\Rightarrow$  OERR = 0

3) CREN = 1

ISR movf RCREG, 0

=

retfie



• Baud rate in Asynchronous

$$\text{if BRGH} = 1 \quad \leftarrow \frac{F_{\text{OSC}}}{16 + (1 + \text{SPBRG})}$$

$$\text{if BRGH} = 0 \quad \leftarrow \frac{\text{of } F_{\text{OSC}}}{64}$$

64 → low speed  
16 → high speed

→ used polling (try it with interrupts)

Example slide 33:

$$F_{\text{OSC}} = 20 \text{ MHz}$$

$$\text{baud rate} = 9.6 \text{ kbps} \rightarrow 9.6 = \frac{20 \text{ MHz}}{16 + (1 + \text{SPBRG})}$$

addresses 40, 41, 42

$$\frac{16}{24} (1 + \text{SPBRG})$$

no parity

$$\text{TRISC} = 0 \quad \text{no parity}$$

$$\text{SPBRG} = 31$$

$$\text{TxSTA} = \text{X010X0XX}$$


less than

$$\text{RCSTA} = \text{1XXXXXXX}$$

305

$$\text{SBPRG} = 31$$






• Computer only understand the digital signal.

amplitude { Analog :- takes infinite # of values in a range


Digital :- takes limited # of values in a range

time { discrete :- read the value every specific period

~~continuous~~ continuous :- at any time, the value may change



↳ each sample is represented as 10-bits value



• ADC is 2 steps :-

1) Sampling :- Discrete in time


$$\text{sampling freq} = \frac{1}{T_s}$$

$f_s \uparrow \uparrow \text{accuracy}$

2) Quantization :- discrete in amplitude

rounding  $\leftarrow$  number of bits (n)  $\rightarrow 2^n$  digital levels.


$f_s \uparrow$	$\oplus$ more accuracy	tradeoff	$\oplus$ : advantages
$n \uparrow$	$\ominus$ Power		$\ominus$ : disadvantage
	$\ominus$ storage		
	$\ominus$ bandwidth		
	$\ominus$ cost		
	$\ominus$ speed		



if  $f_s < 2 f_{max}$ ,




$\hookrightarrow$  aliasing in error conversion





divide the ~~range~~ / each analog input  $\rightarrow$  3-bits value  
 into 8 levels

VRE :- range of acceptable input




$LSB = \frac{Vr}{2^n}$

max error =  $1 LSB = \frac{Vr}{2^n}$

if used round function max error =  $\frac{Vr}{2^{n+1}}$

in ADC there is always a trade off between accuracy and speed.

in microcontroller → successive ~~read~~ ADC



to choose which sample ~~data~~ will be ~~converted~~ converted.

Sampling :-

1) hold input 2) read sample 3) release input.

⇓  
by sample and hold circuit.



## lecture 24

• sample and hold circuit → hold the input, read sample, convert it, release input (do this more and more)

• in sample and hold circuit →  $V_C$  tracks  $V_S$  (when switch is closed)

$$V_C = V_S \times (1 - e^{-t/\tau}) \rightarrow \tau = RC$$

after period of time  $V_C \approx V_S$

• There is no path for discharging → so, if the switch is open → lose a ~~little bit~~ little from the capacitance (voltage  $V_C$  is approx. fixed)

• to hold the input → open the switch

• to release the input → close the switch

• switch is controlled in the code.

Q) when to open the switch?

ans when  $V_C \approx V_{in}$

assume, I want to wait until  $V_C = 0.9V_S \Rightarrow 10\%$  error

$$\hookrightarrow \text{then } t = 2.3\tau$$

$$\text{max error} = \frac{1}{2} \text{LSB} = \frac{V_r}{2^{n+1}}$$

$$V_0 = V_{in} - \frac{V_i}{2^{n+1}} \rightarrow t = -\ln \frac{1}{2^{n+1}}$$

↑ bits ↑ accuracy ↓ speed

\*10 bits ADC  $\rightarrow$  each analog sample  $\rightarrow$  10 levels

PIC16F87xA

TRISA }  $\rightarrow$  to determine inputs or outputs  
TRISB }

we have to determine if its digital or Analog  
through PCFG(3:0)

• Voltage references

↳ internal ( $V_{DD}$  and  $V_{SS}$ ) } through PCFG(3:0)  
↳ external ( $RA3$  and  $RA2$ ) }

external  $\rightarrow$  more accurate if range of the input  
is not  $V_{SS}$  to  $V_{DD}$

if the signal between (0-1)  $\rightarrow RA3=1, RA2=0$

Channel selection lines  $\rightarrow$  determine the ~~conversion~~  
Conversion


Controlling the ADC:-

1) Switch on the ADC on ADON bit in ADCON0 (0)  
↳ if no analog input  $\rightarrow$  turn off the  
ADC, to prevent consuming power.

2) Quantization speed =  $(2^n) T_{AD}$

remember: Acq speed  $\rightarrow -\ln \frac{1}{2^{2^n}}$





TAD  $\rightarrow$  must be  $\rightarrow 1.6 \mu s$  for correct conv.


\* X bits quantization needs  $(2+x)$  TAD cycles for correct quantization

# of bits  $\Rightarrow$  # of bits + 2 TAD



ex:- 10 bits  $\Rightarrow$  12 TAD

if TAD = 1.6, more accurate, faster.



e.g. if  $F_{osc} = 1 \text{ MHz}$ , what is the fastest quantization time for PIC (10 bits ADC)?

$$T_{osc} = \frac{1}{1 \text{ MHz}} = 1 \mu s \rightarrow TAD = 2T_{osc} \Rightarrow 2 \mu s$$

$$\Rightarrow \text{quant. time} = 12 \times 2 \mu s = 24 \mu s$$


eg. IF  $F_{OSC} = 100 \text{ kHz}$  " " " " ?

$$T_{OSC} = 10 \mu\text{s}$$

~~then~~ Choose internal RC,  $T_{AD} = 24 \mu\text{s}$

$$\Rightarrow T_{Conv} = 24 \mu\text{s}$$

3) Configuring inputs and voltage references.  $\rightarrow$  through PCFG



4) ~~start~~ channel selection  $\rightarrow$  channel selection lines (2:0)

5) start conversion (there is a bit called  $Go/\overline{Done} = 1$ )

Go/Done, set by software

start conversion, after  $12T_{AD}$

it comes back to 0 and ( $ADIF = 1$ )

$ADIF \downarrow$

interrupt if  $GIE = 1$ ,  $ADIE = 1$

$PEIE = 1$

6) read result in  $ADRESH$  and  $ADRESL$

✓ 

0000 0011	11111111
-----------	----------

 $\rightarrow$  right justified

11111111	11 000000
----------	-----------

 $\rightarrow$  left justified

if you're interested in 8 bit result



## Controlling the ADC in the code

- 1) Configure ADC (steps from 1 to 4)
- 2) wait  $7.6T$  (Acq. time)  $\rightarrow$  you have to write code for it
- 3) set Go/Done bit
- 4) wait  $12TAD$  (Quantization time)  $\rightarrow$  you don't have to write code
- 5) Read the result. (read digital out)

slide 23

lecture 25


• Single analog input, internal voltage reference?

$\hookrightarrow$  PCFG = 1110

$\hookrightarrow$  Analog input must be connected to RA0 (AN0)

CHS 2:0 = 000

C/R = 1/8



• to wait  $7.6T$  (Acq. time) we have to write a code.

Temp coef +  $7.6 \cdot R \cdot C$   $\rightarrow$  constant time

$0.05 \mu s$  for  $R_S + R_{SS} + R_{IC}$   $\rightarrow$  CHOLD


each degree  $> 25^\circ C$

$(Temp - 25) \cdot 0.005 \mu s$

If less than 25, consider it = 0


$$T_{acq} = 2 \mu s + (T_{temp} - 25) \times 0.05 \mu s + 7.6 \times (R_s + R_{ic} + R_{ss})$$

$$T_{quant} = 12 T_{AD}$$



each sample in repetitive sampling requires = 32.2  $\mu s$

$$f_s = \frac{1}{32.2 \mu s} = 31 \text{ kSps}$$





Example slide 33

• single analog input (RA0)

$T_{AD} = 8T_{osc}$

X because  $T_{AD}$  will be 0.4 → it should be ~~0.4~~  $32T_{osc}$

internal voltage ref.

$F_{osc} = 20 \text{ MHz}$

$U_{DD} = 5 \text{ Volt}, R_{SS} = 7 \text{ k}\Omega, R_{IC} = 1 \text{ k}\Omega$

$C_{Hold} = 120 \text{ pF}$

$R_s = 0$

$Temp = 25$

$T_{acq} = 2 \times 10^{-6} + 7.6 \times (1 + 7 + 0) \times 10^3 \times 120 \times 10^{-12} + 6$

$8T_{osc} = 10 \mu s$

ADCON0 = 0100011 → ON

ADCON1 = 10xx110 → G/D

Right

TRISA = xxxx xxx1

## Chapter 8

Keypad:- is 12 push buttons connected to 7-pins:-

4 → each row is connected to pin 0

3 → each column is connected to pin 0

To read the pressed button

1) read row

↳ make row pins inputs

2) make column pins outputs

3) output zero on column pins

4) read row pins.

2) read column


1) make row pins output

2) make column pins input

3) output 0 on row pins

4) read column pins.





each row and each column connected on a single pin

read row

row pins input → `movlw B'11110000'`  
`movwf TRISB`

column pins output

output 0 on column pin → C1RF Port B

read row → 1101 → r2

read column → 110 → c2 → 9

• To deal with port B change, we need to ~~clear~~ clear the flag (RBIF) first.

• Press any ~~button~~ button → interrupt. (Port B change)

$3 \times \text{row index} + \text{column index}$  → Press ~~key~~ <12



- 7 segments display → 7 segments each one is a LED connected to the PIC in two ways (common Anode and common Cathode) → 8 pins (7 + DP)
  - ↳ decimal Point

- Common cathode is simpler (connect all cathodes with the ground and choose one to turn on)

- to show a number on 7 segment display (6)

bank → movlw 00

movwf PortB → PortB is output

bank switching → movlw B'0111101'

movwf PortB

2 seven segments display → 18 pins

4 seven segments display → 32 pins too much

assume we loop BCF Port A, 1 → enable first segment  
 want to display BCF Port A, 0 → disable second segment

#53

using 2, 1, 7 segment displays

movlw B'01101101' → 5

movwf Port B

delay 5ms

BCF PORTA, 1

BSF Port A, 0

Movlw B'01001111' → 3

movwf Port B

delay 5ms

Goto loop

In one second 100 times  
 ↳ we'll not notice that they turn off and on every 10ms



to show 53 for one second

movlw D'100'  $\rightarrow 10ms \times 100 = 1 \text{ second}$   
movwf counter

loop BSF PortA, 1

BCF PortA, 0

movlw B'01101101'  $\rightarrow 5$

movwf PortB  $\rightarrow$  PortB output

delay 5ms

BCF PortA, 1

BSF PortA, 0


movlw B'01001111'  $\rightarrow 3$

movwf PortB

delay 5ms

decfsz counter, 1

Goto loop



- sensor is connected to the PIC as an input, it could be analog or digital, ~~it is~~ we need to know the range.

- Light-dependent Resistors  $\rightarrow$  type of sensors  $\rightarrow$  analog

slide 28 
$$V_o = 5 * \frac{RLDR}{RLDR + 10 \times 10^{-3}}$$

depends on the illumination

- Optical object sensing composed of :-


- 1) IRLED  $\rightarrow$   $V_{anode} > V_{cathode}$   
 $\hookrightarrow$  IR light
  - 2) photo transistor  $\rightarrow$  if no light, it will be open circuit
  - 3) plastic housing  $\rightarrow$  passes only unscattered light
- Digital  $\rightarrow$  used in digital doors usually



• Ultrasonic object sensor → analog

sends ultrasonic pulses → receives ~~echo~~ echo

• measures the time between the ultrasonic pulses and the echo.



• rotational direction → current direction

• rotational speed → strength of current

② • Stepper motors

↑ steps

↑ rotates smoother

③ Servo motors

• rotates  $180^\circ$

• PWM → according to pulse width → modulation the angular position

$0^\circ$  → PW = 1.25 ms →

Pulse width for  $(55^\circ) = \frac{1.25 + 1.5 - 1.25}{90} \times 55$

for  $90^\circ \rightarrow$  BSF PortB,1


delay 1.5ms

BCF PortB,1

delay 18.5ms

goto loop


simple DC interfacing



$V_s \rightarrow$  external voltage source controls the transistor

high  $\rightarrow$  the motor works

low  $\rightarrow$  open circuit



no need for transistor in mosfet because no current through the gate.




• DC switching allows driving loads with current flowing in one direction

• to make the DC motor rotates in two directions → Use H-bridge.

if disable  
↑ no output on 1,2  
1,2 EN

L293D



if disabled → no output on 3,4

A → input

VLS : Voltage logic level

Y → output

H → VLS

L → 0

VDS → enable for the chip

↳ 0 ⇒ disabled.

VDS > VLS



example Port B(2)  $\Rightarrow$  0  $\rightarrow$  motor is off

o.w s-


RB1 = 1 RB0 = 0  $\downarrow$

RB1 = 0 RB0 = 1  $\uparrow$

RB2  $\rightarrow$  connected to 1, 2 EN


RB1  $\rightarrow$  connected to 1A

RB0  $\rightarrow$  connected to 2A



$V_{LS} < V_{OS}$





$$V_{max} = I_{max} \times R_{prot} + V_D + V_{DD}$$

$$= 20 \times 10^{-3} \times 1 \times 10^3 + 0.3 + 5$$

$$= 25.3V$$

$$V_{min} = -(20 \times 10^{-3} \times 1 \times 10^3 + 0.3) = -20.3$$

- Filter → cancels the noise
- Schmitt trigger → fast switching
- we use filter with schmitt trigger to cancel bouncing in order to avoid the ~~undefined~~ undefined region.
- ↳ using hardware
- cancel bouncing using software by (delay 7 bouncing time)

# Chapter 9

- Timer 1 is 16-bits counter → so we need two registers for the initial value (TMR1H & TMR1L)

TMR1H | TMR1L

- when finish counting → TMR1IF = 1  
↳ interrupt when GIE = 1

TMR1IF = 1

PEIE = 1

- TMR1 has on/off bit: (able to disable the counter)

- if the clock is external then we need synchronized

→ values

- Presc (1/2/4/8) only


- RCO → used for counting (connected) with switch or push

- RCI → connect with external osc. with freq = 200 kHz

$$\text{delay of TMR1} = \frac{4}{F_{OSC}} \times \text{Prescale} \times (2^{16} - IN)$$

$$\text{max delay of TMR1} = \frac{4}{F_{OSC}} \times 8 \times 2^{16} = 8 \times \text{Timer 0 delay}$$

- if IN = 254






• Timer 2 → 8-bit counter

↓  
It has on/off bit

↳ 0, 1, ... Value in PR2 then reset



• Prescale = (1, 4, 16)

• only one source osc. → internal (no external clock)

• if Postscale = X → when TMR2 = PR2 · X times  
TMR2IF → interrupt

• delay of TMR2 =  $\frac{4}{F_{osc}} \times \text{Presc} \times \text{Postscale} \times (\text{PR2} + 1)$

↓  
after → interrupt.

• delay to ~~by~~ reset =  $\frac{4}{F_{osc}} \times \text{Presc} \times (\text{PR2} + 1)$

• Max delay of TMR2 =  $\frac{4}{F_{osc}} \times 16 \times 16 \times (256) = \text{TMR0}$   
Max delay

Good  
Luck!

