

تفریغ قیدیوہات

لاب المنطق الرقمی

للدكتور و لید دویك

2022 - 2021


sonolos aburidag *

Lab logic ٥



Exp 1 \Rightarrow cyclone II \rightarrow الرابع رتبة

new \rightarrow design file \rightarrow Block diagram

$$* X \oplus y = \bar{x} \cdot y + x \cdot \bar{y}$$




X	Y	F
0	0	0
0	1	1
1	0	1
1	1	0



Wave Form:



newfile \rightarrow new \rightarrow other \rightarrow vector wave form file \rightarrow save



Wave Form:


newfile → new → other → vector wave form file → save

طرق متعددة الزمن لكل كم يدي أختيار اد (x) واد (y)



endtime ← Edit

clock ← value ← double click



4x10 40ns = 4 cycle

40 = endtime clock ← value

Simulation :- assignment → settings → functional → تأكد ان اسم ال wvf موجود عند ال input


processing → generate functional.

simulation tap → blue → ok


fit in window

note: Timing → generate functional (process) لا يحتاج
① لأنه يعمل كل الوقت ودائرياً
② بطول لحوصل الاوتبوت ل 0 و 1 لأنه ليحل اعتبار ل delay (delay)

Pins :-




Pins %



assignment → ~~set~~ assign editor → pin → switches

• Compile kâi jâ ← assign pins âle jâ

• Tools → programmer → start → kit al jâ



Exp 2 :: Verilog HDL is case sensitive


Example :: module Nandgate(x₁, x₂, y);

input x₁, x₂;

output y;

behaviorally → assign a = b & c | d; [small modules]

structurally → logically: AND, OR → and match them
[Top level Modules file]



Nandgate (3) (- - -)

↓
which means that there are
3 inputs

Exp 4: Decoder/Encoder

decoder → Combinational Circuits

↳ $n-2^n$ Line decoder

input	output
$A \ B$	$D_0 \ D_1 \ D_2 \ D_3$
$0 \rightarrow 0 \ 0$	$1 \ 0 \ 0 \ 0$
$1 \rightarrow 0 \ 1$	$0 \ 1 \ 0 \ 0$
$2 \rightarrow 1 \ 0$	$0 \ 0 \ 1 \ 0$
$3 \rightarrow 1 \ 1$	$0 \ 0 \ 0 \ 1$

→ active high → 1

$$D_0 = \bar{A} \cdot \bar{B}$$

$$D_1 = \bar{A} \cdot B$$

$$D_2 = A \cdot \bar{B}$$

$$D_3 = A \cdot B$$

behavior:

```
module decoder2-4 (inputs A, B, outputs D3, D2, D1, D0);
```

```
input A, B;
```

```
output D3, D2, D1, D0;
```

```
assign D3 = A & B;
```

```
    " D2 = "
```

```
    " D1 = "
```

```
    " D0 = "
```

priority - active high / active low

D0 = "

priority = active high / active low

active low → الجواب
 بصير هفر
 بدل ال (1)
 [خا جدول الحثا]


→ كيف بتبين
 active low →
 behavior

بنوع not
 قبل كل محاولة
 كانت شغالة هي
 high

→ structurally
 [بنعمل بيل ال AND]
 NAND

Decoder = minterms generator


$h = 2 \rightarrow 2^h = 4$ minterms / $f(A, B) = \sum (0, 2, 3) \Rightarrow m_0 + m_2 + m_3$



Enable 0 \Rightarrow All output of the decoder are 0's

1 \Rightarrow The selected output of the decoder is 1, all other outputs
 « بشفل السیور کپیں » are 0

How to design 3-8 decoder by using 2-4 decoder



$$D_0 = EN \cdot \bar{A} \cdot \bar{B} \Rightarrow \bar{A}_2 \bar{A}_1 \bar{A}_0$$

0 0 0

$$D_4 = EN \cdot \bar{A} \cdot \bar{B} = A_2 \bar{A}_1 \bar{A}_0$$

1 0 0 \rightarrow dec = 4

Encoder = $2^n \rightarrow n$ line encoder

output

y_2	y_1	y_0
0	0	0
0	0	0
0	0	0
0	0	0
0	0	0
0	0	0
0	0	0
1	0	0
1	1	0
1	1	1

$$y_2 = I_4 + I_5 + I_6 + I_7 = \text{ones } 50 \leftarrow$$

$$y_1 = I_2 + I_3 + I_6 + I_7$$


$$y_0 = I_1 + I_3 + I_5 + I_7$$

\rightarrow 6 \rightarrow 110 \rightarrow $y_2 y_1 y_0$ \Rightarrow $y_2 y_1 y_0$
 decimal $\checkmark \checkmark 0$

1 \rightarrow 001 \rightarrow $y_2 y_1 y_0$
 decimal \checkmark


high priority / low priority
 $\bar{x} \rightarrow$ أعلى اولوية
 decimal
 $0 \rightarrow$ أعلى اولوية
 decimal

Exp 4] continue



$y_2 \Rightarrow \overline{I_7} + \overline{I_6} + \overline{I_5} + \overline{I_4}$
 ورا لوصف
 موجودين


$y_0 = \overline{I_7} + \overline{I_5} \overline{I_6} + \overline{I_3} \overline{I_4} \overline{I_6}$
 $+ \overline{I_1} \overline{I_2} \overline{I_4} \overline{I_6}$




$y_1 = \overline{I_7} + \overline{I_6} + \overline{I_3} \overline{I_4} \overline{I_5} + \overline{I_2}$

حاطيت هون (I5) لانه I5
 موجوده بالعادة تم استخدامها مسبقاً

segment display





Segment display :




* Common Cathode : " صٲٲون على Zero " low V

* Common anode : " صٲٲون على 1 (high voltage) "
 هو الی ٲٲخذ 0 هو الی ٲٲخذ 1



ABcd	a	b	c	d	e	f	g
0000	0	0	0	0	0	0	0
0001	1	0	0	0	0	0	0
...


شئال



Encoder
8-3

تقال على D_6
[high priority]
لذلك 2
يفتح D_6
كل الـ 0 وتبعت
و ليه D_0


0
0
0
0
0
1
0
0



* مرتبة على
7-seg
جز التجربة
Lab sheet


* لازم يكون اسم
الفايل والمودل
نفسه لاشي
Top level entity →

Exp 5 :- Mux



2^n to 1 Mux

$n = 1$



2 to 1 Mux


① Truth table

S	I ₁	I ₀	y
0	0	0	0
1	0	0	0
1	1	1	1

② equation

assign y = - - - - -

4-to-1 Mux




s1	s0	y
0	0	I0
0	1	I1
1	0	I2
1	1	I3

$$y = \bar{s}_1 \bar{s}_0 I_0 + \bar{s}_1 s_0 I_1 + s_1 \bar{s}_0 I_2 + s_1 s_0 I_3$$

AND, OR, INV
3 input 4 input

Width Expansion



Select 1*
Line

بعدد ال bits لل input و bits للخرجات ال الاوتبوت

* m-bit 4-to-1 Mux

2-bit 4-to-1 Mux
[dual]

* 4-bit 4-to-1 Mux
[quad]

S_1	S_0	y_1	y_0
0	0	I_{01}	I_{00}
0	1	I_{11}	I_{10}
1	0	I_{21}	I_{20}
1	1	I_{31}	I_{30}

$$y_1 = \bar{S}_1 \bar{S}_0 I_{01} + \bar{S}_1 S_0 I_{11} + \bar{S}_1 S_0 I_{21} + S_1 S_0 I_{31}$$

$$y_0 = \bar{S}_1 \bar{S}_0 I_{00} + \dots + \dots$$


assign ---

assign ---


module (inputs ---, outputs)

~~--- + ---~~


demux $\frac{0}{1}$



$n=1 \Rightarrow 2 \text{ to } 1 \text{ DMux}$



s	I	y ₁	y ₀
0	0	0	0
0	1	0	1
1	0	1	0
1	1	1	0




s ₁	s ₀	y ₃	y ₂	y ₁	y ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	1	0	0	0
1	1	0	1	0	0

$$y_0 = I \bar{s}_1 \bar{s}_0$$



$$y_2 = s_1 \bar{s}_0 I$$

Handwritten signature or mark.

Exp 5 : Continue ...



Lab Exp 6]



X	y	Z	Carry	sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$\Rightarrow S = \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xy z$$

$$S = z \oplus x \oplus y$$

$$C = (xy) + (yz) + (xz)$$

Ripple Adder =


$$\begin{array}{r}
 1001 \text{ (9)}_{10} \\
 + 0101 \text{ (5)}_{10} \\
 \hline
 0110 \text{ (14)}_{10}
 \end{array}$$



4-bit RCA



* subtraction

$$A - B = A + (\bar{B} + 1)$$




* subtraction

$$A - B = A + (\bar{B} + 1)$$



Adder-Subtractor



4-bit (adder-subtractor)

Sub = 1

$$\bar{B}_i \oplus 1 = \bar{B}_i$$

$$0 \oplus 1 = 1$$

$$1 \oplus 1 = 0$$

Adder = 0

$$B_i \oplus 0 = B_i$$

$$1 \oplus 0 = 1$$

$$0 \oplus 0 = 0$$

Module Three_Bit_Adder_sub ($A_1, A_2, A_3, B_1, B_2, B_3, S_1, S_2, S_3, C_4$)

// FAC X, y, z, C, S



FA FA1 (WB_1, A, M, C_1, S_1); ← Xorgate xor1 (B_1, M, WB_1)

* الترتيب والتسليم العكس


Multiplier :

A	B	A x B
0	0	0
0	1	0
1	0	0
1	1	1

→ تسمى
على AND




1	0	0
1	1	1



Lab 6: Comparator


البرسنة
عن الدقة

B	A	A > B	A = B	A < B
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0



الدوائر
structural


5 input
4 output




← في عملية الغرض فابحتم بال Carry
← " " الجمع بهم

Multiple

multiplier



Comparator





A_0 A_1 A_2 A_3

Exp 3

latches & flip flop registers

The S-R Latch \Rightarrow 1-bit Synchron

NAND gate NOR based



S	R	Q	Q̄
0	1	1	0
1	0	0	1
1	1	0	1

Notes: "hold 1", "set", "reset".

"exp 8"

3 stage shift register

A register that's used to store information

counter \Rightarrow synchronous Binary Counter

Flipflop هو Synchron storage element \leftarrow


at reset = 1 all flips = zero

hold, load, rotate, shift \Rightarrow Register
left, right left/right


shift left \Rightarrow يتحرك في اليسار قبل التحويل 2 \leftarrow
ansi

001101010

shift right \Rightarrow يتحرك في اليمين قبل التحويل 2 \leftarrow
ansi





rotate \Rightarrow بلف فقط \Rightarrow دائرة إزاحة



Universal shift register

Counters \Rightarrow sequential Circuits
دوائر إلكترونية

2-bit up counter



present state


Next state

C_1	C_0	C_1	C_0	D_1	D_0
0	0	0	1	0	1
0	1	1	0	1	0
1	0	1	1	1	1
1	1	0	0	0	0

result



$$D_1 = C_1 \oplus C_0$$

$$D_0 = \bar{C}_1 \bar{C}_0 + C_1 \bar{C}_0 \Rightarrow \bar{C}_0$$



التاريخ
exp # 3

design Entry



Small integrated circuit \Rightarrow 20 gates

Medium " " \Rightarrow 20 - 100

large " " \Rightarrow 100 - 10000

Very large " " \Rightarrow 10000 gates

like: Complex microprocessor

logic Families:

TT L | NMos

CMos | PMos

ECL

TTL num \Rightarrow 74

standard 74xx

high speed 74hxx

low power 74Lxx



shottky TTL 74Sxx

low power shottky 74LSxx

Advanced shott 74ASxx

low power shott 74ALSxx

All TTL designed to operate from 5V



logic zero \Rightarrow (0-2) volt



logic one \Rightarrow (4-5) volt

قدرات لنقل البيانات داخل السلك الخارج عن الالان
بمعدل السعات او بتغير لتال بال I_{np} وعلى
(+) رينج لتت رى الالان ، اذ و اتوصلا علة
ال noise

noise : منطقة مشوشة ما يتعرفها ال كذا

* power needed by the gate delivered from supply = 20 mW per gate
"it will help portable equipment to know what type of battery might be needed"


* propagation delay Speed
(0.5 to 50 nanosec)

* fan in \Rightarrow maxi 8 gates input

fanout \Rightarrow 12 gate
بمعدل ال الالان
كل 12 gate متالان

5V


دو طرفی پینس
dual package inline




منبرسی
Ground
= logic
"zero"

Total = 14 pin

OR, AND, NAND



NOR gate



04 → INV

08 → AND


00 ⇒ NAND

02 ⇒ NOR


32 ⇒ OR

SN → Texas Instruments

J → Ceramic dual



Zero volt ^{100V}



Logic

5 volt