

chapter one Summary

it contains:-

- Summary for total topics in chapter one
- Suggested practical questions and their Solutions

Sondos abu idag

→ Eight great ideas

- * design for Moore's law
- * use abstraction to simplify design ∴ improve design
- * make common case fast. ∴ Amdahl's law
- * performance via parallelism ∴ زيادة عدد بقول الانتاجية ∴
- * performance via Pipelining ∴ step بتخلو و step في التوالي ∴
- * performance via Prediction ∴ هو اطلع ببيئته وتنبؤ ∴
- * Hierarchy of memories ∴ غير قادرين على تحقيق Capacity عالية بغير رخيص ∴
- * dependability via redundancy ∴ وبسرعة عالية توزي لسرعة ال CPU، لذلك الذاكون بتقسيم الميموري (Cache, DRAM, SSD) ∴
احتمالية الخطأ واجراء حسابات

* Technology Trends :

تتطلب من تطوير خري ال Frequency بسبب ال Transistors فيزيائياً الهم نوعين
Static Power
Dynamic Power

dynamic power = طاقة بصرف ال Transistor لما يعمل على ايات "تخل" [تحويل من احوال]

تقدر على : ① مربع ال Voltage
② Frequency

← زيدي ال Freq ← بتزيد ال pow ← فمش قادرين تبرد

← ليس هنالك تخفيف ال Frequency

1 ← ما بتقدر اقل من ال Voltage ال بيبي عطل بالسرعة
2 ← صارت ال Freq شبه ثابتة

← آخر مرحلة من 2005 تقريبا : هنالك نزيبة ال performance فزادت ال Cores

* tech trends : $P_{dynamic} = N * C * V^2 * f * A$

* كل سنة وزن لستين تقريباً كانت تنضاعف عدد الـ chips بشكل عشوائي بل exponential

* عند فترة معينة ثبتت الـ power بسبب مشاكل مثل Leak Current

* وهو

Leakage Current


المقداره عند تصغير الـ Transistors، يحدث تسريب الـ e من مسارها بعد تسربها تتجمع مع بعضها

* بسبب صعوبة التحكم بـ Leak current خلال الـ dynamic power process واصل إلى حد استنزاف

الـ dynamic power بنسبة 50-60%


- electronics technology continues to evolve : ① increased capacity and performance
② reduced cost

Transistor shape :




* المادة الرئيسية : Silicon ← semiconductor ← نبي عليها الـ Transistors

* Manufacturing IC :



Yield:

عدد الدوائر / عدد الدوائر dies



← كلما زادت مساحة die صارت تكلفتها أعلى .

300 mm wafer, 280 chips, 32 nm tech , Each chip is 20.7 * 10 mm

القطر طبعوه عليها بقدر هذا العدد كلما طاب الرقيم أصغر يكون ال Transis أقل، بتحدد ال Transis ال مخر أو ثبار

أرجو دها

→ Cost per die = Cost per wafer

die per wafer * yield

→ die per wafer = wafer area / die area ⇒ عدد ال chips ال للفرد من آخر ال 280 ال chip ال wafer ال الأ طرف عش كاملين الشكل لذلك ال Cancel them

$\frac{\pi r^2}{\pi r^2}$ ال طول * العرض

→ defect area → بتحدد ال تكنولوجيا التصنيع

• die area → بتبكم فيها التوسيع نفسه

$$\rightarrow \text{yield} = \frac{1}{(1 + (\text{defect per area} * \text{die area} / 2))^2}$$

$$\rightarrow \text{defects per area} = \frac{\text{no of defects}}{\text{wafer area}}$$

→ NonLinear relation to area and defect rate

- wafer cost & area are fixed
- defect rate determined by ⇒ manufacturing process
- die area determined by architecture and circuit design

Response time \rightarrow كتم الوقت لتنفيذ instruction

throughput time \rightarrow بقيس كحيتة الاجاز خلال فترة زمنية معينة

\rightarrow replacing processor with faster version

respo: يبق

Throughput: ييزيد

\rightarrow adding more processors

resp: اسرع

through: \rightarrow No \rightarrow لا تاسكن تكون على وحدة CPU
 \rightarrow yes \rightarrow كل CPU ز تاخذ request \rightarrow بتأثر

\rightarrow performance = $1 / \text{Execution time}$

"X faster than y" $\Rightarrow \frac{\text{perf } X}{\text{perf } y} = \frac{\text{execut. } t \ y}{\text{execut. } t \ x} = N \text{ times faster}$

\rightarrow Throughput = $\frac{P}{T}$ \rightarrow عدد ال units \Rightarrow لما اشغل على P/P \rightarrow يكون قسما \rightarrow دقيقا

\rightarrow measuring execution time :-

Elapsed time: total response time, including all aspects
الوقت المنقضي [processing, I/O, OS, idle, determine sys performance]

CPU time: time spent processing given job [user cpu, sys cpu time]

\rightarrow clock period: duration of clock cycle

\rightarrow clock frequency: cycles per second

→ CPU time = CPU clock cycles * C.C. Time

CPU clock cycles = IC * CPI

$$\text{CPU time} = \frac{\text{IC} * \text{CPI}}{\text{clock rate}}$$

→ to improve performance

- reduce # of clock cycles

- increasing clock rate

- Hardware designer must often trade off clock rate against cycle count

→ IC determines by
[program, ISA & compile]

→ CPI determines by
[CPU hardware]

→ if different instructions have different CPI : CPI affected by instruction mix

$$\text{CPI} = \frac{\text{clock cycles}}{\text{Instruction count}} = \sum_{i=1}^n \left(\text{CPI}_i * \frac{\text{IC}_i}{\text{IC}_{\text{total}}} \right)$$

$$\text{relative frequency} = \frac{\text{IC}_i}{\text{IC}_{\text{tot}}}$$

$$\text{clock cycles} = \sum_{i=1}^n (\text{CPI}_i * \text{IC}_i)$$

→ performance depends on:

- Algorithms → IC, CPI

- programming Language → IC, CPI

- compiler → IC, CPI

- ISA → IC, CPI, T_c

→ power trends : In CMOS IC technology

$$\text{power} = \frac{1}{2} \text{capacitive Load} * \text{Voltage}^2 * \text{Frequency}$$

dynamic power

← كل ما زاد عدد ال Transistors يقل حجم ال Transistor التالي يقل ال Power

→ Static power = supply voltage * Leakage current

∴ تحسين ال performance عن طريق multiprocessor
parallel + multicore = high performance

Hard to

- ① Programming for performance
- ② Load balancing
- ③ Optimizing communication and Synchronization

→ Reducing Power

Suppose a new cpu has ① 85% of capacitive load of old cpu
② 15% Voltage and 15% Frequency reduction

$$\text{Then } \frac{P_{\text{new}}}{P_{\text{old}}} = 0.52$$

→ Power wall : ① we can't reduce voltage further
② we can't remove more heat

→ How else we can improve performance ?

* بنزل ال performance عن طريق multiprocessor

SPEC CPU Benchmark

- SPEC: develops benchmarks for CPU, I/O, Web
 - elapsed time for execute selection of programs (focus on CPU performance)
 - Normalize relative to reference machine
 - Summarize as geometric mean of performance ratios
CINT 2006 → integer CFP 2006 → Floating

$$\Rightarrow \sqrt[n]{\prod_{i=1}^n \text{execution time ratio}_i}$$

دوره ←

- SPEC Power Benchmarks
 - performance: ops/sec
 - power: watt (Joul/sec)

$$\rightarrow \text{Power bench work} = \left(\sum_{i=0}^{20} \text{ssj-ops} \right) / \left(\sum_{i=0}^{16} \text{power}_i \right)$$

→ SPEC speed integer and floating ⇒ are used for comparing time to complete single tasks

→ SPEC rate integer and floating ⇒ measure the throughput or work per unit of time

☆ كل ما زاد الـ target load يزيد الـ average power
بمعنى في تشغيل وكل ما زاد يزيد الاستهلاك للطاقة

Amdahl's Law :

→ execution time $\left\{ \begin{array}{l} \rightarrow T_{\text{affected}} \\ \rightarrow T_{\text{unaffected}} \end{array} \right.$

$$\rightarrow \text{improvement factor} = \frac{T_{\text{old}}}{T_{\text{imp}}}$$

$$\rightarrow T_{\text{improved}} = \frac{T_{\text{affected}}}{\text{imp factor}} + T_{\text{unaffected}}$$

Mips $\left\{ \begin{array}{l} \rightarrow \text{does not account for differences in ISAs btw computers} \\ \rightarrow \text{does not account for differences in complexity btw instructions} \end{array} \right.$

$$\rightarrow \text{Mips} = \frac{I}{\text{Execution time} \times 10^6} = \frac{\text{clock rate}}{\text{CPI} \times 10^6}$$

→ CPI varies btw programs on given CPU.

~~CPI~~

Improving Performance

Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target?

Let's first find the number of clock cycles required for the program on A:

$$\text{CPU time}_A = \frac{\text{CPU clock cycles}_A}{\text{Clock rate}_A}$$

$$10 \text{ seconds} = \frac{\text{CPU clock cycles}_A}{2 \times 10^9 \frac{\text{cycles}}{\text{second}}}$$

$$\text{CPU clock cycles}_A = 10 \text{ seconds} \times 2 \times 10^9 \frac{\text{cycles}}{\text{second}} = 20 \times 10^9 \text{ cycles}$$

CPU time for B can be found using this equation:

$$\text{CPU time}_B = \frac{1.2 \times \text{CPU clock cycles}_A}{\text{Clock rate}_B}$$

$$6 \text{ seconds} = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{\text{Clock rate}_B}$$

$$\text{Clock rate}_B = \frac{1.2 \times 20 \times 10^9 \text{ cycles}}{6 \text{ seconds}} = \frac{0.2 \times 20 \times 10^9 \text{ cycles}}{\text{second}} = \frac{4 \times 10^9 \text{ cycles}}{\text{second}} = 4 \text{ GHz}$$

To run the program in 6 seconds, B must have twice the clock rate of A.

Using the Performance Equation

Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much?

We know that each computer executes the same number of instructions for the program; let's call this number I . First, find the number of processor clock cycles for each computer:

$$\text{CPU clock cycles}_A = I \times 2.0$$

$$\text{CPU clock cycles}_B = I \times 1.2$$

Now we can compute the CPU time for each computer:

$$\begin{aligned}\text{CPU time}_A &= \text{CPU clock cycles}_A \times \text{Clock cycle time} \\ &= I \times 2.0 \times 250 \text{ ps} = 500 \times I \text{ ps}\end{aligned}$$

Likewise, for B:

$$\text{CPU time}_B = I \times 1.2 \times 500 \text{ ps} = 600 \times I \text{ ps}$$

Clearly, computer A is faster. The amount faster is given by the ratio of the execution times:

$$\frac{\text{CPU performance}_A}{\text{CPU performance}_B} = \frac{\text{Execution time}_B}{\text{Execution time}_A} = \frac{600 \times I \text{ ps}}{500 \times I \text{ ps}} = 1.2$$

We can conclude that computer A is 1.2 times as fast as computer B for this program.

Amdal's Law

1.15 Assume a program requires the execution of 50×10^6 FP instructions, 110×10^6 INT instructions, 80×10^6 L/S instructions, and 16×10^6 branch instructions. The CPI for each type of instruction is 1, 1, 4, and 2, respectively. Assume that the processor has a 2 GHz clock rate.

1.15.1 [10] <§1.11> By how much must we improve the CPI of FP instructions if we want the program to run two times faster?

1.15.2 [10] <§1.11> By how much must we improve the CPI of L/S instructions if we want the program to run two times faster?

1.15.3 [5] <§1.11> By how much is the execution time of the program improved if the CPI of INT and FP instructions is reduced by 40% and the CPI of L/S and Branch is reduced by 30%?

1.15.1 Clock cycles = $CPI_{fp} \times \text{No. FP instr.} + CPI_{int} \times \text{No. INT instr.} + CPI_{l/s} \times \text{No. L/S instr.} + CPI_{branch} \times \text{No. branch instr.}$

$$T_{CPU} = \text{clock cycles}/\text{clock rate} = \text{clock cycles}/2 \times 10^9$$

$$\text{clock cycles} = 512 \times 10^6; T_{CPU} = 0.256 \text{ s}$$

To have the number of clock cycles by improving the CPI of FP instructions:

$$CPI_{improved\ fp} \times \text{No. FP instr.} + CPI_{int} \times \text{No. INT instr.} + CPI_{l/s} \times \text{No. L/S instr.} + CPI_{branch} \times \text{No. branch instr.} = \text{clock cycles}/2$$

$$CPI_{improved\ fp} = (\text{clock cycles}/2 - (CPI_{int} \times \text{No. INT instr.} + CPI_{l/s} \times \text{No. L/S instr.} + CPI_{branch} \times \text{No. branch instr.})) / \text{No. FP instr.}$$

$$CPI_{improved\ fp} = (256 - 462)/50 < 0 \Rightarrow \text{not possible}$$

1.15.2 Using the clock cycle data from a.

To have the number of clock cycles improving the CPI of L/S instructions:

$$CPI_{fp} \times \text{No. FP instr.} + CPI_{int} \times \text{No. INT instr.} + CPI_{improved\ l/s} \times \text{No. L/S instr.} + CPI_{branch} \times \text{No. branch instr.} = \text{clock cycles}/2$$

$$CPI_{improved\ l/s} = (\text{clock cycles}/2 - (CPI_{fp} \times \text{No. FP instr.} + CPI_{int} \times \text{No. INT instr.} + CPI_{branch} \times \text{No. branch instr.})) / \text{No. L/S instr.}$$

$$CPI_{improved\ l/s} = (256 - 198)/80 = 0.725$$

1.15.3 Clock cycles = $CPI_{fp} \times \text{No. FP instr.} + CPI_{int} \times \text{No. INT instr.} + CPI_{l/s} \times \text{No. L/S instr.} + CPI_{branch} \times \text{No. branch instr.}$

$$T_{CPU} = \text{clock cycles}/\text{clock rate} = \text{clock cycles}/2 \times 10^9$$

$$CPI_{int} = 0.6 \times 1 = 0.6; CPI_{fp} = 0.6 \times 1 = 0.6; CPI_{l/s} = 0.7 \times 4 = 2.8; CPI_{branch} = 0.7 \times 2 = 1.4$$

$$T_{CPU} (\text{before improv.}) = 0.256 \text{ s}; T_{CPU} (\text{after improv.}) = 0.171 \text{ s}$$

Solutions:

1.12.1 $\text{CPI} = \text{clock rate} \times \text{CPU time} / \text{instr. count}$

$$\text{clock rate} = 1 / \text{cycle time} = 3 \text{ GHz}$$

$$\text{CPI}(\text{bzip2}) = 3 \times 10^9 \times 750 / (2389 \times 10^9) = 0.94$$

1.12.2 $\text{SPEC ratio} = \text{ref. time} / \text{execution time}$

$$\text{SPEC ratio}(\text{bzip2}) = 9650 / 750 = 12.86$$

1.12.3 $\text{CPU time} = \text{No. instr.} \times \text{CPI} / \text{clock rate}$

If CPI and clock rate do not change, the CPU time increase is equal to the increase in the number of instructions, that is 10%.

1.12.4 $\text{CPU time}(\text{before}) = \text{No. instr.} \times \text{CPI} / \text{clock rate}$

$$\text{CPU time}(\text{after}) = 1.1 \times \text{No. instr.} \times 1.05 \times \text{CPI} / \text{clock rate}$$

$\text{CPU time}(\text{after}) / \text{CPU time}(\text{before}) = 1.1 \times 1.05 = 1.155$. Thus, CPU time is increased by 15.5%.

1.12.5 $\text{SPECratio} = \text{reference time} / \text{CPU time}$

$$\begin{aligned} \text{SPECratio}(\text{after}) / \text{SPECratio}(\text{before}) &= \text{CPU time}(\text{before}) / \text{CPU time}(\text{after}) \\ &= 1 / 1.1555 = 0.86. \end{aligned}$$

The SPECratio is decreased by 14%.

1.12.6 $\text{CPI} = (\text{CPU time} \times \text{clock rate}) / \text{No. instr.}$

$$\text{CPI} = 700 \times 4 \times 10^9 / (0.85 \times 2389 \times 10^9) = 1.37$$

1.12.7 $\text{Clock rate ratio} = 4 \text{ GHz} / 3 \text{ GHz} = 1.33$

$$\text{CPI @ 4 GHz} = 1.37, \text{ CPI @ 3 GHz} = 0.94, \text{ ratio} = 1.45$$

They are different because, although the number of instructions has been reduced by 15%, the CPU time has been reduced by a lower percentage.

Benchmarks

*For the reference machine results for the **bzip2**, and **libquantum** benchmarks, refer to the slides that we explained in class on how to measure SPEC Ratios*

1.12 The results of the SPEC CPU2006 bzip2 benchmark running on an AMD Barcelona has an instruction count of $2.389E12$, an execution time of 750 s, and a reference time of 9650 s.

1.12.1 [5] <§§1.6, 1.9> Find the CPI if the clock cycle time is 0.333 ns.

1.12.2 [5] <§1.9> Find the SPEC ratio.

1.12.3 [5] <§§1.6, 1.9> Find the increase in CPU time if the number of instructions of the benchmark is increased by 10% without affecting the CPI.

1.12.4 [5] <§§1.6, 1.9> Find the increase in CPU time if the number of instructions of the benchmark is increased by 10% and the CPI is increased by 5%.

1.12.5 [5] <§§1.6, 1.9> Find the change in the SPEC ratio for this change.

1.12.6 [10] <§1.6> Suppose that we are developing a new version of the AMD Barcelona processor with a 4 GHz clock rate. We have added some additional instructions to the instruction set in such a way that the number of instructions has been reduced by 15%. The execution time is reduced to 700 s and the new SPEC ratio is 13.7. Find the new CPI.

1.12.7 [10] <§1.6> This CPI value is larger than obtained in 1.11.1 as the clock rate was increased from 3 GHz to 4 GHz. Determine whether the increase in the CPI is similar to that of the clock rate. If they are dissimilar, why?

MIPS and Actual Speed

A certain computer program is compiled to run on two different machines A and B with different ISAs and Designs. The compiled program therefore has different instruction counts on machines A and B, and due to the different internal designs, it has different CPIs. The measurements are summarized in the table below:

Measurement	Computer A	Computer B
Instruction count	10 billion	8 billion
Clock rate	4 GHz	4 GHz
CPI	1.0	1.1

- Which computer has the higher MIPS rating?
- Which computer is faster?

Solution of a:

$$\text{MIPS} = \frac{\frac{\text{Instruction count}}{\text{Instruction count} \times \text{CPI}}}{\text{Clock rate}} \times 10^6 = \frac{\text{Clock rate}}{\text{CPI} \times 10^6}$$

$$\text{MIPS}_A = 4 \times 10^9 / (1 \times 10^6) = 4000$$

$$\text{MIPS}_B = 4 \times 10^9 / (1.1 \times 10^6) = 3636.36..$$

Based on the MIPS metric, machine A is faster as it has higher MIPS

Solution of b:

Actual program execution time on A is

$$10,000,000,000 \times \frac{1}{4 \times 10^9} \times 1 = \underline{\underline{2.5 \text{ seconds}}}$$

Actual program execution time on B is

$$8,000,000,000 \times \frac{1}{4 \times 10^9} \times 1.1 = \underline{\underline{2.2 \text{ seconds}}}$$

In fact, computer B is faster running the program than computer A by 13.63%. The MIPS rating is misleading because it does not take into account the complete picture. In this example, it did not take into account that due to machine B better ISA, design, and compiler, the total number of instructions was 20% less than machine B which heavily affects execution time.