

DR. ASHRAF SUYYAGH

DONE BY

SONDOS ABU IDAQ

Five-Stage Pipeline

F: Fetch instruction from the instruction memory

D: Decode instruction and read operands

E: Execute operation or calculate address

M: Memory access

W: Write result to the register

خاتمة ال Pipeline :
* السيتج الوحدة هغرتة بالتالي كميته
hw logic فيها بقل .
* بالتالي اللي بجدد ال max freq هو
أطول stage بار path

program counter : instruction address


يستخدم ال Control (bit) بناء على نوع ال inst

(Risc-V-64 bit)

Five-Stage Pipeline

ADD X1, X0, X2

Reg Write
Alu Src
Mem writ
...



هارفرد! قد تكون ال rna على
SRAM و الستر كنترول على
فلاش فيموري لا يحدث
فسكرة
Von : لازم يكونو كنترول
وحدة وغالبية DRAM

تستخدم كتيرة في ال process Haru
اللي فيها اجيد يد components
* فيموري بنط فيها كلتي
* كل اذ حيتو الحالتة فيها فيموري Von
سببها :
هارفرد : وقف كتية الاسلاك = مكلفه

* ال Pipes عبارة عن رجسز و Flipflop
* بنط ال pipes
return info from previous
instruction as it goes to the next
stage.
inst mem 2 types :
(1) Harvard (2) von Neuman

طول الانتر كشنز
32 أو 64

Risc-V →

32 bit



64 bit



تستخدم بكثرة في تصميم Haru process
التي فيها اجيد يد components

Von :

عمودي بنط فيها كلشي

كل اوجهه الحاله فيها عمودي Von

سليبات :

هارفرد : وقف تحت الاسلاك

Von : ابطي

ال Pipes ← عبارة عن ريجسترز
← بنط او Pipes


return info from previous instruction as it goes to the next stage.

Inst Mem 2 types :


① Harvard ② von Neuman

control signals derived from instruction
As in single-cycle implementation

7 bit opcode
control signals



Pipelined Control



Chapter 4 — The Processor — 7

sub, add, ld ←
 RegWrite = 1 → يكون كذا ن
 ← 0 → يكتب في reg
 ← 0 → لا يكتب في reg
 ← 0 → branch لا يكتب
 ← 0 → store في reg لا يكتب

Branch: لا active يكون
 branch ← inst في reg يكون

Mem to reg: يكون في reg
 ALU في reg
 يكون في reg في load
 في load

ALU src: reg في ALU ← 0
 imm في inst في ← 1
 ALU op: bit 2 في 0, 1
 في 2, 3 في ALU

Hazards →

صعوبات

البيانات التي لا يمكن معالجتها في الـ CPU

■ Situations that prevent starting the next instruction in the next cycle

✓ Structure hazards

* بتغيير ما أدخله أكثر من instruction بتغيير بعضها فنافسة

■ A required resource is busy

* كما الأخرى يوقف فإختياره استغل عليها

✓ Data hazard *read after write*

■ Need to wait for previous instruction to complete its data read/write

✓ Control hazard → *branch* → *كانت بـ stage متأخر*

■ Deciding on control action depends on previous instruction

العلاقة
بال pipeline



Data Hazards in ALU Instructions


Consider this sequence:

write after read!

```

sub    x2, x1, x3
and    x12, x2, x5
or     x13, x6, x2
add    x14, x2, x2
sd     x15, 100(x2)
    
```

Annotations:
 - *write* above `x2` in the first instruction.
 - *Read* above `x2` in the second instruction.
 - *R_{s1}* and *R_{s2}* labels with arrows pointing to `x2` in the second and third instructions respectively.
 - *R_{s1} after w* label with an arrow pointing to the `x2` in the second instruction.



لا نولس اما تفزنت صفة الطرح في x_2
 كاسي المرحلة
 الطل بالجدول تحت

- There are multiple true data dependencies, read-after-write (RAW), on register x_2 .
- We can resolve hazards with stalls or forwarding.

* true data Dependency!

Assume no forwarding (except through the Register File) and hazards are solved by stalls

	1	2	3	4	5	6	7	8	9	10
sub x2, x1, x3	F	D	E	M	W					
and x12, x2, x5		F	D	D	D	E	M	W		
or x13, x6, x2				F	F	D	E	M	W	
add x14, x2, x2				F	F	F	D	E	M	W
sd x15, 100(x2)							F	D	E	M

write before read

11


we used 11 cycles in this instruction

of cycles = 4 + IC + stalls.

we need 4 cycles so we can fill the pipeline and in the 5th cycle we will be finishing the first instruction

4 + 5 + 2 = 11 cycle

Forwarding Paths



With Forwarding

* the new x2 value we get it from the first instruction only by using Forwarding

producer ⇒ x2

		1	2	3	4	5	6	7	8	9	10
1	sub x2, x1, x3	F	D	E	M	W					
2	and x12, x2, x5	F	D	E	M	W					
3	or x13, x6, x2	F	D	E	M	W					
4	add x14, x2, x2				F	D	E	M	W		
5	sd x15, 100(x2)					F	D	E	M	W	

Consumers
↓
x2

Forwarding arrows:
- From E of instruction 1 to D of instruction 2.
- From E of instruction 1 to D of instruction 3.
- From E of instruction 1 to D of instruction 4.


of cycles = 4 + IC + Stalls
 = 4 + 5 + 0 = 9 cycles
 Because we used forwarding in this instructions!



Load-Use Data Hazard

- Can't always avoid stalls by forwarding
 - If value not computed when needed
 - Can't forward backward in time!

RAW



we can't use Forwarding because the data we want use, didn't get out from the memory in the memory stage in this IC so we must Stall

Load-Use Data Hazard

		1	2	3	4	5	6	7	8	9	10
ld	x1, 0(x2)	F	D	E	M	W					
sub	x4, x1, x5		F	D	D	E	M	W			

D E M
 ↑
 bubble = no operation

data available
 ←
 bubble = no operation

* → (x1)
 ↓
 ↓



of cycles = 4 + 2 + ① = 7 cycles
stalls

* إذا استخردت القيمة بعد الـ E أو الـ M يكون فيه bubble
 forwarding




Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by
 - IF/ID.RegisterRs1, IF/ID.RegisterRs2
- Load-use hazard when
 - ID/EX.MemRead and
 - ((ID/EX.RegisterRd = IF/ID.RegisterRs1) or (ID/EX.RegisterRd = IF/ID.RegisterRs2))
- If detected, stall and insert bubble



Stall Circuit

* يقارن rd مع source مع rd



النتيجة من مقارنة rd مع rd

A	B	C
0	0	1
0	1	0
1	0	0
1	1	1


عدد الريبترز = 32
لذلك الحاجة 5 bits

How to Stall the Pipeline


- Force control values in ID/EX register to
 - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
 - Using instruction is decoded again
 - Following instruction is fetched again
 - 1-cycle stall allows MEM to read data for 1d
 - Can subsequently forward to EX stage

* يقدر أوقفنا عمل ال سيكو انشال سيركتي نقطه
التي تحتوي على FlipFlop
* عن طريق انه البلوك الاول
نصفرها
* او أوقفنا عن طريق
Enable (EN) وأعلمها
disable

Load-Use Data Hazard



Datapath with Hazard Detection



Rearranging to solve Load-Use Data Hazard

	1	2	3	4	5	6	7	8	9	10
ld x1, 0(x2)	F	D	E	M	W					
sub x4, x1, x5		F	D	<u>D</u>	E	M	W			
add x7, x5, x6			F	F	D	E	M	W		

$$4 + 3 + 1 = 8 \text{ cycles}$$

وقفته بسبب enable
pip

اذا جئناهم
بنحل مشكلة
stalls ال

وقفته بسبب enable
counter



Rearranging to solve Load-Use Data Hazard

	1	2	3	4	5	6	7	8	9	10
ld x1, 0(x2)	F	D	E	M	W					
add x7, x5, x6		F	D	E	M	W				
sub x4, x1, x5			F	D	E	M	W			

$4 + 3 + 0 = 7$ cycles




Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction

C code for $a = b + e$; $c = b + f$;

locations

b	0	c	32
e	8		
f	16		
a	24		




13 cycles

11 cycles

$4 + 7 + 2 = 13$

$4 + 7 + 0 = 11$



4.8 Control Hazards

Branch Hazards

Reducing Branch Delay

Branch Prediction


Dynamic Branch Prediction → ~~P~~redictive and active!

Calculating Branch Target → address for the target destination

Branch Hazards

خط اول = خط خروج
الرجيستر

- If branch outcome determined in MEM



Solving branches in the Memory stage

$$40 + 16 * 2 = 72$$

Assume taken branch


n = bubble (no operation)

address		1	2	3	4	5	6	7	8	9	10
40	beq x1, x0, 16	F	D	E	M	W					
44	and x12, x2, x5		F	D	E	n	n				
48	or x13, x6, x2			F	D	n	n	n			
52	add x14, x2, x2				F	n	n	n	n		
72	ld x4, 100(x7)					F	D	E	M	W	

$$4 + 2 + (3) = (9) \text{ cycles}$$

Branch
Delay
Cycles

Example: Branch Taken



* size comparator = 64 bit

* نقل الـ (shift) عن Ex stage decode إلى Ex

الذي يحدد ان
ياخذ من
هو سجل الـ
comparator

Clock 3

* حاضي حالي ارجوهم عاار Ex واتسوف الزبير وواف

Solving branches in the Decode stage

32
40
x2

* Assume taken branch

MEM stages Taken or not
يعرف البرانش

address		1	2	3	4	5	6	7	8	9	10
40	beq x1, x0, 16	F	D → E	M	W						
44	and x12, x2, x5		F	n	n	n	n bubbles				
48	or x13, x6, x2										
52	add x14, x2, x2										
72	ld x4, 100(x7)			F	D	E	M	W			

(4 + 2) = 72


4 + 2 + (1) = 7 cycles.

Branch Prediction

- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In RISC-V pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay

حالة تغييرية

استعمل الطريق الاخرى
الذي لم نكن نتوقعه



BPU

Predict Not Taken

- ✓ Solving branches in the Decode stage ✗
- ✓ Assume branch is not taken. ✗

		1	2	3	4	5	6	7	8	9	10
	beq x1, x0, L	F	D	E	M	W					
	I ₂		F	D	E	M	W				
L	I _T										

↓ we predict that it's not taken

No Delay!

Predict Not Taken

$$4 + 2 + 0 = 6$$

$$4 + 2 + 1 = 7$$

Solving branches in the Decode stage
Assume branch is taken.

		1	2	3	4	5	6	7	8	9	10
	beq x1, x0, L	F	D	E	M	W					
	I2		F → n	n	n	n					
L	IT		F	D	E	M	W				

$$4 + 2 + 1 = (7) \text{ cycles}$$

$$\text{Avg Branch Delay (BD)} = 0.5$$

طریقہ (2) بطور ال branch delay کم

More-Realistic B

Static branch prediction → static

- Based on typical branch behavior
- Example: loop and if-statement branches
 - Predict backward branches taken - v
 - Predict forward branches not taken + w

Dynamic branch prediction

- Hardware measures actual branch behavior
 - e.g., record recent history of each branch
- Assume future behavior will continue
 - When wrong, stall while re-fetching, and update history

Static branch - p

if (x == 0)

cout << x

else

cout << x * 2

⇒ branch توچو

* حفرہز انہ not taken

و عا برجع ال else کیر

```
for (int i = 0; i < 5; i++) {
    gsg
}
```

Loop
negative
predict ~~ta~~


الآن حل not taken او PIP طوي رح طلق ال branch delay

More-Realistic Branch Prediction

Static branch prediction → static BPU يعني


- Based on typical branch behavior
- Example: loop and if-statement branches
 - Predict backward branches taken $-ve$
 - Predict forward branches not taken $+ve$

بس
تطلع
على ال sign




Dynamic branch prediction

- Hardware measures actual branch behavior
 - e.g., record recent history of each branch
- Assume future behavior will continue the trend
 - When wrong, stall while re-fetching, and update history



Dynamic Branch Prediction

- In deeper and superscalar pipelines, branch penalty is more significant
- Use dynamic prediction
 - Branch prediction buffer (aka branch history table) (BHT) → زبارة التاريخ → وحدة ما انوار التاريخ للقرنة
 - Indexed by recent branch instruction addresses
 - Stores outcome (taken/not taken)
- To execute a branch
 - Check table, expect the same outcome
 - Start fetching from fall-through or target
 - If wrong, flush pipeline and flip prediction




Branch History Table (BHT)

$2^{12} = 4K$

$2^{10} = K$, $2^{20} = M$, $2^{30} = G$

One-Level Branch Predictor

اذا كانت قليلة
بشوي مشاكل كونفلكت
كبيره - مشاكل Cost
Size






we take
cables not
all the set (20 or 12)
From (32 or 64) 00

Table size = $n \times 2^k$ bits

$= 2 \times 2^{12}$
 $= 8 K$ bits


1-bit predictor



85% - 90%
accurate
eventual.

1-Bit Predictor: Shortcoming

- Inner loop branches mispredicted twice!



Iteration	997	998	999	0	1
Prediction	T	T	T	NT	T
Result	C	C	I	I	C

T: Taken 1
 NT: Not Taken 0
 C: Correct prediction
 I: Incorrect prediction


- Mispredict as taken on last iteration of inner loop
- Then mispredict as not taken on first iteration of inner loop next time around

most significant bit ← 01

2-Bit Predictor

→ 2 nested loops تستخدم بال

Only change prediction on two successive mispredictions



Iteration	997	998	999	0	1
Prediction	T	T	T	T	T
Result	C	C	I	C	C

T: Taken
 NT: Not Taken
 C: Correct prediction
 I: Incorrect prediction

90% - 95% accuracy.


Branch Target

$k=10$

R64VI Arch

Instruction 4 bits

total size = $1024 \times 64 \times 64 \times 2$



64



not predicted to be branch; proceed normally

predicted taken or untaken

Yes: then instruction is branch and predicted PC should be used as the next PC

Exceptions and Interrupts

- "Unexpected" events requiring change in flow of control
- Different ISAs use the terms differently

✓ Exception \rightarrow سببه العارء ووير تبعله او مشكل داخل CPU
 ان شاء الله تعالى

syscall \Rightarrow كما بهي اناهي كوفانداو
 operand Functions

Interrupt \Rightarrow مربوطين ببيروت
 محددة وظيفتها
 باللقطة تبليغ ال پروسييسر انه دخلت و input
 خارجي

exception :

Fetch stage : ممكن والذ من bit ال address
 في مشكلة في Flip فبيروج د address مختلف

decode stage : undefined opcode

7bits \rightarrow 128 instruction
 بتحمل

فممكن تبليغ bit ويوري في ال opcode انما فستدري
 او عرفو

EX : inst1 32 bit unsigned
 inst2 32 bit unsigned

نتيج جمع
 أكبر من حد
 unsigned
 = overflow

Handling Exceptions

- ✓ Save PC of offending (or interrupted) instruction
 - In RISC-V: Supervisor Exception Program Counter (SEPC)
- ✓ Save indication of the problem
 - In RISC-V: Supervisor Exception Cause Register (SCAUSE)
 - 64 bits, but most bits unused
 - Exception code field: 2 for undefined opcode, 12 for hardware malfunction, .
- ✓ Jump to handler (ISA)
 - Assume at 0000 0000 1C09 0000_{hex}

An Alternate Mechanism

- Vectored Interrupts ⇒ *سیرکون هاردویر اے جیڈ* *لیسہ* *Cost **
 - Handler address determined by the cause
- Exception vector address to be added to a vector table base register:
 - Undefined opcode: 00 0100 0000_{two}
 - Hardware malfunction: 01 1000 0000_{two}
 -: ...
- Instructions either
 - Deal with the interrupt, or
 - Jump to real handler

Exceptions in a Pipeline

- Another form of control hazard
- Consider malfunction on add in EX stage
 - add x1, x2, x1
 - Prevent x1 from being clobbered
 - Complete previous instructions
 - Flush add and subsequent instructions
 - Set SEPC and SCAUSE register values
 - Transfer control to handler
- Similar to mispredicted branch
 - Use much of the same hardware



Exceptions in a Pipeline


EXCUBERBLOW

		1	2	3	4	5	6	7	8	9	10	11	12	13
✓	I1	F	D	E	M	W								
✗	add x1, x2, x1		F	D	EX	n	n							
✗	I3			F	D	n	n	n	"Flush"					
	I4				F	n	n	n	n	"Flush"				
	I5													
IHS	✓					F	D	E	M	W				
	✓						F	D	E	M	W			
	✓							F	D	E				
	✓								F	D			W	




يا بيخند القيمة
 الاصلية
 او قيمة ال
 flush

* الإلحاق
 قبل كل stage في Mux





فوجدت بسلك عند المراحل قبل

* PC عند ال 2C090000



tions





Chapter 4 — The Processor

Exception Example

Exception on add in

40	sub	x11, x2, x4
44	and	x12, x2, x5
48	or	x13, x2, x6
4c	add	x1, x2, x1
50	sub	x15, x6, x7
54	ld	x16, 100(x7)

...

IAS Handler

1c090000	sd	x26, 1000(x10)
1c090004	sd	x27, 1008(x10)

flex


...

]-> context switching


(x0 - x31) → فيها قيم ثابتة
لبرنامج الأهمي

جميع القيم الأهمي
عنوان

Exception Example



Exception Example



Multiple Exceptions

- Pipelining overlaps multiple instructions
 - Could have multiple exceptions at once
- Simple approach: deal with exception from earliest instruction
 - Flush subsequent instructions
 - “Precise” exceptions
- In complex pipelines
 - Multiple instructions issued per cycle
 - Out-of-order completion
 - Maintaining precise exceptions is difficult!

		1	2	3	4	5	6	7	8	9	10	11	12	13
I1		F	D	E	M	W								
add x1,x2,x1		F	D	E → M	n									
I3 (bad)			F	D → E	n	n								
I4				F	D	n	n	n	Flush					
I5					F	n	n	n	Flush					
IHS						F	D							
							F							



* الأولوية لأي إضحية في CPU
 * Exp أعلى في إنترني
 * presize handle
 * add الأولوية في

Exception Act priority

	1	2	3	4	5	6	7	8	9	10	11	12	13				
I1	F	D	E	M	W												
add x1,x2,x1		F	D	E → M	n												
I3 (bad)			F	D → E	n	n											
I4				F	D	n	n	n	Flush								
I5					F	n	n	n	n	Flush							
IHS						F	D										
							F										



* سؤالا ال Cost

* الوردية (اي اضا) بين ال CPU
 * Exp اعدى فترية
 * presize handle
 * ال ادلوية ال add

Exception ^{أعلى} priority _{أولوية}

Imprecise Exceptions →

- Just stop pipeline and save state
 - Including exception cause(s)
- Let the handler work out
 - Which instruction(s) had exceptions
 - Which to complete or flush
 - May require “manual” completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines



Contents

4.10 Parallelism via Instructions

Instruction-Level Parallelism (ILP)

Multiple Issue

Static Multiple Issue

VLIW

Scheduling Static Multiple Issue

Loop Unrolling

Dynamic Multiple Issue

Register Renaming

Speculation

Why Do Dynamic Scheduling

Instruction-Level Parallelism (ILP)

- Pipelining: executing multiple instructions in parallel
- To increase ILP
 - Deeper pipeline
 - Less work per stage \Rightarrow shorter clock cycle
 - Multiple issue
 - Replicate pipeline stages \Rightarrow multiple pipelines
 - Start multiple instructions per clock cycle \rightarrow Ideal case
 - $CPI < 1$, so use Instructions Per Cycle (IPC) > 1
 - E.g., 4GHz 4-way/multiple-issue \rightarrow
 - 16 BIPS, peak $CPI = 0.25$, peak $IPC = 4$
 - But dependencies reduce this in practice

$$\frac{C}{I} = 1$$

cycle \rightarrow inst 2 ^u ~~inst 1~~

$$CPI = \frac{1}{2}$$

$$\text{execution time} = \frac{IS * CPI}{\text{rate}}$$

Multiple Issue


- ① Static multiple issue → العبيء بييجي على ال compiler أو البرمج والبرمج يحط ال instruction اللي ما ينفذوا يجمعها اللي ممكن تنفذهم مع بعض بمجموعات
- Compiler groups instructions to be issued together وال hardware ياخذها ال issue slots وما بيحتاج
 - Packages them into "issue slots"
 - Compiler detects and avoids hazards يفحصه لإنه ال compiler detects and avoids hazards

② Dynamic multiple issue

- أقوى higher performance
- CPU examines instruction stream and chooses instructions to issue each cycle
 - Compiler can help by reordering instructions
 - CPU resolves hazards using advanced techniques at runtime ال CPU نفسها بتجيب ال instruction وبتعرفها Decode ويعرف ايها ال dependences
- chooses instructions to issue each cycle ال hardware بترجمه

VILW

VLIW (very long instruction word)



VLIW approach


كانه inst واحد
تكون فيه عمليات كثيرة

Risc
Register (Integer)
(X0 - X31) =>

هل يتم عمل replication ؟
الجواب لا : لأنه اذا صار ريبليكاتشن لا ريجيستر فاصح
عندي X0 بجدد و X1 بجدد ...

VLIW

(very long instruction word, 1024 bits!)



Multi-operation instruction
كل وحدة تنفيذ تتلقى
جزء من الكلمة الواحدة

VLIW approach


لواحد
Ports

Very Long Instruction Word (VLIW)

Static Multiple issue


مثال الـ Itanium
شبه الـ

Chapter 4 — The Processor



يمكن تغيير نوع الـ VLIW الـ Static Multiple issue
instruction الوحدة أكبر بكثير من 32 bit وهي الـ instruction (very long instruction word, 1024 bits!)

Specify multiple concurrent operations
يعني يقول لك Processor
عمل أكثر من وقت (concurrent)
بعض الوقت




Compiler الـ
عدد ايست
operations
التي ممكن تنفيذهم مع بعض وخطم
VLI
كل operation
تُنفذ على
Execution unit
خاصة

يعني instruction
Multiple operation
128 or 256 bit

Scheduling Static Multiple Issue

- Compiler must remove some/all hazards
 - Reorder instructions into issue packets
 - No dependencies with a packet
 - Possibly some dependencies between packets
 - Varies between ISAs; compiler must know!
- Pad with nop if necessary




64 → instruction 32 bits

RISC-V with Static Dual Issue

- Two-issue packets
 - One ALU/branch instruction
 - One load/store instruction
 - 64-bit aligned
 - ALU/branch, then load/store
- Pad an unused instruction with nop

PC ← PC + 4
 PC ← PC + 8
 2 in instructions with 4 bits for each!!
 → 7 cycles




Address	Instruction type	Pipeline Stages						
		IF	ID	EX	MEM	WB		
n	ALU/branch	IF	ID	EX	MEM	WB		
n + 4	Load/store	IF	ID	EX	MEM	WB		
n + 8	ALU/branch		IF	ID	EX	MEM	WB	
n + 12	Load/store		IF	ID	EX	MEM	WB	
n + 16	ALU/branch			IF	ID	EX	MEM	WB
n + 20	Load/store			IF	ID	EX	MEM	WB

Scheduling Static Multiple Issue

Compiler must remove some/all hazards

- Reorder instructions into issue packets
- No dependencies with a packet
- Possibly some dependencies between packets
 - Varies between ISAs; compiler must know!
- Pad with nop if necessary



64 → instruction 32 bits

RISC-V with Static Dual Issue


- Two-issue packets
 - One ALU/branch instruction
 - One load/store instruction
 - 64-bit aligned
 - ALU/branch, then load/store
 - Pad an unused instruction with nop

PC ← PE+4
 PC ← PC+8
 2 in instructions with 4 bits for each!!

7 cycles

Address	Instruction type	Pipeline Stages						
		IF	ID	EX	MEM	WB		
n	ALU/branch							
n + 4	Load/store							
n + 8	ALU/branch							
n + 12	Load/store							
n + 16	ALU/branch							
n + 20	Load/store							


RISC-V with Static Dual Issue



add $x_1, x_2, 45$
 ld $x_5, 8(x_{10})$



RISC-V with Static Dual Issue



Hazards in the Dual-Issue RISC-

More instructions executing in parallel

EX data hazard → بين ال issue وال issue اللي يديه
عمكن يكون ضي dependent وحتاج Forwarding

- Forwarding avoided stalls with single-issue
- Now can't use ALU result in load/store in same pack

ما يقدر نجمع مع بود
لانه يقعدوا على بعض

```
add x10, x0, x1  
ld x2, 0(x10)
```

Split into two packets, effectively a stall

Load-use hazard

- Still one cycle use latency, but now two instructions
- More aggressive scheduling required

Hazards in the Dual-Issue RISC-V

2 pack depend

	1	2	3	4	5	6	7	8	9	10
add x10, x0, x1	F	D	E*	M	W					
ld x2, 0(x10)		F	D	E						

و forward*
forwarding

← بخط
ال load
ب packets
عشان يكون
Parallel



Hazards in the Dual-Issue RISC-V

	1	2	3	4	5	6	7	8	9	10
ld x1, 0(x2)	F	D	E	M*	W					
sub x4, x1, x5			F	D	E					

← كذا خط
 ال sub
 packet
 تالو
 حو نغني ووت
 كافي لا اعسان
 نطلع القيمة



Forwarding in Dual-Issue RISC-V

From W in memory pipeline to E in ALU pipeline

		1	2	3	4	5	6	7	8	9	10
ld	x31, 0(x20)	F	D	E	M [*] → W						
sub	x31, x31, x21			F	D	E	M	W			

Forwarding in Dual-Issue RISC-V

From M in ALU pipeline to M in memory pipeline

	1	2	3	4	5	6	7	8	9	10
add x31, x31, x21	F	D	E*	M	W					
sd x31, 0(x20)	F	D	E	↓ M	W					



Scheduling Example

loop unrolling

* حملنا على $IPC = 1.25$ عشان ال `nop` فلو حطينا بدل ال `nop` instructions بزيادة ال `IPC` فذلك بنستخدم حل أحسن واليه هو

Schedule this for dual-issue RISC-V

```

Loop: ld    x31, 0(x20)    // x31=array element
      add   x31, x31, x21  // add scalar in x21
      sd    x31, 0(x20)    // store result
      addi  x20, x20, -8   // decrement pointer
      blt   x22, x20, Loop // branch if x22 < x20
    
```

حطيناها اول وحدة لازما اول عملية ممكن نسطح بـ 1 بوضوح

2 issue Packets

	ALU/branch	Load/store	cycle
Loop:	<code>nop</code>	<code>ld x31, 0(x20)</code>	1
	<code>addi x20, x20, -8</code>	<code>nop</code>	2
	<code>add x31, x31, x21</code>	<code>nop</code>	3
	<code>blt x22, x20, Loop</code>	<code>sd x31, 8(x20)</code>	4

ما قدرناش بالتمامه

load use hazard

$$IPC = 5/4 = 1.25 \text{ (c.f. peak } IPC = 2)$$

لازم بييجي

بعد ال `add`

بين ممكن أحسن بـ 3 بوضوح

instruction or issue packet

ال `add` قبله صار
فلانم أنيلوا 8 موه عشان
نعكس أثر ال `addi`

Scheduling Example

■ Schedule this for dual-issue RISC-V

```

Loop: ld    x31,0(x20)    // x31=array element
      add   x31,x31,x21   // add scalar in x21
      sd    x31,0(x20)   // store result
      addi  x20,x20,-8    // decrement pointer
      btl  x22,x20,Loop  // branch if x22 < x20
    
```

F D E M W
 F D E M W
 F D E M W

بعد از هر بار این
 لا نه وابسته به
 این است از قبل
 قبلاً را عادی

	ALU/branch	Load/store	cycle
Loop:	nop	ld x31,0(x20)	1
	addi x20,x20,-8	nop	2
	add x31,x31,x21	nop	3
	btl x22,x20,Loop	sd x31,8(x20)	4

data hazard
 زیرا به مقدار x31

کارم نکون باخر سطر

که میان نوبت این ال addi

عادی
 جدول

■ $IPC = 5/4 = 1.25$ (c.f. peak $IPC = 2$)

nop ← no operation
 لا نه عملیات



Loop Unrolling

بما يزيد عدد ال instructions
الموجودة كنا عمشان نزيد ال ipc

Replicate loop body to expose more parallelism

فوائده ■ Reduces loop-control overhead

Use different registers per replication

- Called "register renaming" → بخطينا نتغلب على أنواع الdependence
- Avoid loop-carried "anti-dependencies"

Store followed by a load of the same register
Aka "name dependence", write-after-read
Or "output dependence", write-after-write

- Reuse of a register name



```
if ( -- i )  
    a[i] = a[i] + 3;
```

مثال Chapter 4 — The Processor

```
if ( -- i ) {  
    a[i] = a[i] + 3;  
    a[i+1] = a[i+1] + 3;  
}
```

Unrolling Steps

بعملها بطريقة أحسن وبكوال أصغر ونزيد
بعملها بالبرامج و
هاي الأيام بعملها ال compiler

1. Replicate the loop instructions n times

أنت بتخاره



	ALU/branch	Load/store	cycle
Loop:	addi x20, x20, -32	ld x28, 0(x20)	1
	nop	ld x29, 24(x20)	2
	add x28, x28, x21	ld x30, 16(x20)	3
	add x29, x29, x21	ld x31, 8(x20)	4
	add x30, x30, x21	sd x28, 32(x20)	5
	add x31, x31, x21	sd x29, 24(x20)	6
	nop	sd x30, 16(x20)	7
	blt x22, x20, Loop	sd x31, 8(x20)	8

general ←

32 Floating

بس عادي لانه لنا كثير Register
 $IPC = 14/8 = 1.75$

ما وصلنا 2 عثمان لسا في nop

بس هاي طريقة احسن

← لانه قبل كنا نستخدم بس x31, x20, ... لسا هال حونا نستخدم x28, x29, x30, x31

بالإضافة للسابق

Closer to 2, but at cost of registers and code size

↓ فلو بعملي ال Performance ما يروني لو حجم البرنامج كبير بشوي

هو ببحث ال Performance بس على حساب ال registers وال code size يعني استعملنا Memory usage ولكن هاي المشاكل مقبولة وال Mem هاي الايام رخيصة وكيرة

Chapter 4 — The Processor — 63

→ 32 bit

* ال code اللي قبل: $5 \times 4 = 20$ byte

↓ instructions

كبر حجمه أكثر من 3 اصغاف 32 bit

* ال code الجديد: $8 \times 2 \times 4 = 64$ bytes

issue packets

↓ instruction per issue packets

Loop:

ld x31, 0(x20)

add x31, x31, x21

sd x31, 0(x20)

addi x20, x20, -8

blt x22, x20, loop

① Replicate the loop instructions n times $\rightarrow 4$

Loop:

ld x31, 0(x20)

add x31, x31, x21

sd x31, 0(x20)

addi x20, x20, -8

x | blt x22, x20, loop

ld x31, 0(x20)

add x31, x31, x21

sd x31, 0(x20)

addi x20, x20, -8

x | blt x22, x20, loop

ld x31, 0(x20)

add x31, x31, x21

sd x31, 0(x20)

addi x20, x20, -8

x | blt x22, x20, loop

ld x31, 0(x20)

add x31, x31, x21

sd x31, 0(x20)

addi x20, x20, -8

x | blt x22, x20, loop

② Remove unneeded loop overhead

Loop:

ld X31, 0(X20)	ld X31, 0(X20) ⁻¹⁶
add X31, X31, X21	add X31, X31, X21
sd X31, 0(X20)	sd X31, 0(X20) ⁻¹⁶

ld X31, 0(X20) ⁻⁸	ld X31, 0(X20) ⁻²⁴
add X31, X31, X21	add X31, X31, X21
sd X31, 0(X20) ⁻⁸	sd X31, 0(X20) ⁻²⁴
	addi X20, X20, -8 ⁻³²
	blt X22, X20, Loop

③ Modify instructions

Loop:

ld X31, 0(X20)	ld X31, -16(X20)
add X31, X31, X21	add X31, X31, X21
sd X31, 0(X20)	sd X31, -16(X20)

③ Modify instructions

Loop:

ld X31, 0(X20)

ld X31, -16(X20)

add X31, X31, X21

add X31, X31, X21

sd X31, 0(X20)

sd X31, -16(X20)

ld X31, -8(X20)

ld X31, -24(X20)

add X31, X31, X21

add X31, X31, X21

sd X31, -8(X20)

sd X31, -24(X20)

addi X20, X20, -32

blt X22, X20, loop

4. Rename registers

Loop:

```
ld    x28, 0(x20)
add   x28, x28, x21
sd    x28, 0(x20)
```

```
ld    x30, -16(x20)
add   x30, x30, x21
sd    x30, -16(x20)
```

```
ld    x29, -8(x20)
add   x29, x29, x21
sd    x29, -8(x20)
```

```
ld    x31, -24(x20)
add   x31, x31, x21
sd    x31, -24(x20)
addi  x20, x20, -32
blt   x22, x20, Loop
```


Loop Unrolling Example

cycle = 4
 1 2 3 4 5 6 7 8

	ALU/branch	Load/store	cycle
Loop:	addi x20, x20, -32	ld x28, 0(x20)	1
	nop	ld x29, 24(x20)	2
	add x28, x28, x21	ld x30, 16(x20)	3
	add x29, x29, x21	ld x31, 8(x20)	4
	add x30, x30, x21	sd x28, 32(x20) $0+32$	5
	add x31, x31, x21	sd x29, 24(x20) $-8+32$	6
	nop	sd x30, 16(x20) $-16+32$	7
	blt x22, x20, Loop	sd x31, 8(x20) $-24+32$	8

→ more Fast
 but extra cost
 because we
 used more registers

■ $IPC = 14/8 = 1.75$

■ Closer to 2, but at cost of registers and code size

Org. dis - x = -32

x = Org. dis + 32

x = -24 + 32 = 8 !!

Dynamic Multiple Issue

أحدث وأقوى
ويعرفوا كهرباء أكثر

“Superscalar” processors → dynamic Multiple issue الاسم الثاني لا

CPU decides whether to issue 0, 1, 2, ...

each cycle
مثلا ال ALU ما يصير ابعثوا
2 instruction مع ابعثوا

- Avoiding structural and data hazards

Avoids the need for compiler scheduling

- Though it may still help
- Code semantics ensured by the CPU

ما يحتاجه
ولكن لو عملنا
Loop unrolling
يحسن أكثر

* مبرجة ال Code مسؤولية ال CPU مش مسؤولية ال Compiler



Dynamic Pipeline Scheduling

Allow the CPU to execute instructions out of order to avoid stalls

انه اذا فيه instructions قاعدين
يستوا بعض بخلهم يبتسوا لكن لو في بعدهم instructions آخرين بقدر خدمتهم فيخدمهم
But commit result to registers in order

Example

ld x31, 20(x21)

add x1, x31, x2

sub x23, x23, x3

andi x5, x23, 20

Can start sub while add is waiting for ld

حتوا حافظ على ترتيب البرنامج بيقت النتيجة
الرفائية لا register على الترتيب
الأحلي للبرنامج.


Dynamically Scheduled CPU

التسلسل

بنينا حسب نوعها

لما يجيهم بالترتيب
يعرف كل instruction
يعتمد على سابو
In-order issue

Preserves dependencies



يقعدوا فيه ال inst
موند تنفيذهم
لحقنا يتبين

Hold pending operands

عديم
يعتمد على التنفيذ
مثلا في Intel
عديم 7

Out-of-order execute

Results also sent to any waiting reservation stations

Reorders buffer for register writes

Commit unit

Can supply operands for issued instructions

اي reservation stations
يكونا instruction
بنتهي ال result
يقدم حسب قناتا


آخر مرحلة ال result بشرط
Commit unit
Register file

وهنا بعد ذلك RAW



Dynamically Scheduled CPU

add x_1, x_2, x_3
sub x_5, x_6, x_1




Execution out of order



↓
ROB

Pipeline Stages



الداتا بتنحط فيه تاكت ال instructions

F: Fetch from instr. memory (IM) to instr. queue (IQ).

I: Issue from IQ to reservation stations (RS), reading ready operands from register file (RF).

E: Execute when functional unit (FU) is free and instr. In RS has ready operands. → متغيراتها جاهزين

W: Write result from FU through common data bus (CDB) to reorder buffer (ROB) and RS.

C: Commit results in order from ROB to RF and memory → بال Store بتنحط جرحا

Loads have **FIAMWC**, stores have **FIAC**. A:

Address calculation

Address calculation
 E
 بدل ال
 تسمى

بال C بتنحط بال
 Memory



Pipeline Stages

- F:** Fetch from instr. memory (IM) to instr. queue (IQ).
- I:** Issue from IQ to reservation stations (RS), reading ready operands from register file (RF).
- E:** Execute when functional unit (FU) is free and instr. in RS has ready operands.
- W:** Write result from FU through common data bus (CDB) to reorder buffer (ROB) and RS.
- C:** Commit results in order from ROB to RF and memory.
- Loads have **FIAMWC**, stores have **FIAC**. **A:** Address calculation



ld x31, 20(x21)	F	I	A	M	W	C			
add x1, x31, x2	F	I _{x2}	-	-	E _{x1}	W	C		
sub x23, x23, x3	F	I	E	W					
andi x5, x23, 20	F	I _{x20}			E _{x23}	W	C		


لا تكتب
C قبل ما يتم
تعيين ال C باللي قبل
ال operation

Register Renaming

Register Renaming

قبل ما يتم
تعيين ال C للبي قبل
العملية operation

- Reservation stations and reorder buffer effectively provide register renaming
- On instruction issue to reservation station
 - If operand is available in register file or reorder buffer
 - Copied to reservation station
 - No longer required in the register; can be overwritten
 - If operand is not yet available
 - It will be provided to the reservation station by a function unit
 - Register update may not be required



Examples

- Assume superscalar processor of degree 3
- Name dependence (WAR)

```
mul x1, x2, x3
add x4, x1, x5
ld x5, 16(x21)
```

mul x1, x2, x3	F	I	E	E	E	W	C		
add x4, x1, x5	F	I	-	-	-	-	E	W	C
ld x5, 16(x21)	F	I	A	M	W	-	-	-	(C)

Reorder
buf

cycle 10 جاري التنفيذ

Tripple issue & commit done

- Output dependence (WAW)

```
mul x1, x2, x3
add x4, x1, x5
ld x1, 16(x21)
```


Speculation →

منبى على الـ Dynamic Exec.
وتزيد عليه الـ Speculation

"Guess" what to do with an instruction

- Start operation as soon as possible
- Check whether guess was right
 - If so, complete the operation
 - If not, roll-back and do the right thing

Common to static and dynamic multiple issue

Examples

- Speculate on branch outcome
 - Roll back if path taken is different
- Speculate on load
 - Roll back if location is updated

العاديون
ببعض تنبؤ
في الـ Speculation
مثلاً تنبؤ لو
وبناء على تنبؤ نطرح
الـ Instruction as possible
وإذا حصل للـ Branch
بغيره لو تنبؤ صح أو لا

جدا مفيد لانه التنبؤ حاليا يكون صحيح بنسبة 95% تقريبا

Branch Speculation

Predict branch and continue issuing



- Don't commit until branch outcome determined → ما بتعمل commit الا بس ما بتعمل

Example: Assume a superscalar processor of degree 2 and the branch prediction is not taken.
 Branch لا بتعمل عشان نتأكد من التنبؤ

بغدر يجيب 2 instructions Every cycle

```
I1    ld    x1, 0(x20)
I2    beq  x1, x2, skip
I3
I4
```


Don't commit load until speculation cleared
 Example: Superscalar of degree 3.



في حالات نادرة يكونوا dependent لو مثلا ال

Address اللي حطيناه بـ x1 بالصيغة كان يساوي ال Address اللي موجود بـ x21 وهي حالة نادرة

لو بدون Speculation
 حنضطر نشأخر لنعرف
 سبب ال Speculation لا

Speculation and Exceptions

What if exception occurs on a speculatively executed instruction?

- e.g., speculative load before null-pointer check

Static speculation

- Can add ISA support for deferring exceptions

منه أيضا إننا بتحل الـ WAW والناتج بتتخزن حسب الترتيب الأصلي تاخوهم. وجود ROB يمكننا إنه نعمل speculation وأيضا يمكننا نتعامل مع الـ Exception بطريقة سليمة

Why Do Dynamic Scheduling?

Why not just let the compiler schedule code?

Not all stalls are predicable

- e.g., cache misses

Can't always schedule around branches

- Branch outcome is dynamically determined

Different implementations of an ISA have different latencies and hazards

much more complex than single pipeline

Complexity of dynamic scheduling and speculations requires power

more transistors
more circuits

Multiple simpler cores may be better

ما كان بحاجة زحمة حرارية
تقريباً 40 سنة تقريباً

مختلف عن الـ simple pipeline لانها زي الـ simple pipeline
درسته

Microprocessor	Year	Clock Rate	Pipeline Stages	Issue Width	Out-of-Order/Speculation	Cores/Chip
Intel 486	1989	25 MHz	5	1	No	1
Intel Pentium	1993	66 MHz	5	2	No	1
Intel Pentium Pro	1997	200 MHz	10	3	Yes	1
Intel Pentium 4 Willamette	2001	2000 MHz	22	3	Yes	1
Intel Pentium 4 Prescott	2004	3600 MHz	31	3	Yes	1
Intel Core	2006	2930 MHz	14	4	Yes	2
Intel Core i5 Nehalem	2010	3300 MHz	14	4	Yes	2-4
Intel Core i5 Ivy Bridge	2012	3400 MHz	14	4	Yes	8

Pipeline stages
لما الـ pipeline stages يزيد المشي الي



بدي الـ stage وبتقدر تدير الـ
والدائرة الـ stage وبتقدر تدير الـ
وبالتالي بتقدر تستغل على

Shorter clock period
يعني الـ clock period

Power كبير
بس بتقدر تدير الـ
Pipeline stages عدد الـ
Chapter 4 - The Processor

Example 1: Assume SuperScalar processor of degree 3 with 2 address calculations units.

Predict branch as not taken, but resolve to taken. The ld has exception in M.

هون بگنشف انوا Taken

	1	2	3	4	5	6	7	8	9	10
beg X1, X2, L1	F	I	E	W	C					
ld X5, 16(X2)	F	I	A	M	N					

↳ beg ... Not taken ←
 هون بگنشف انوا فيه Exception

Exception Handling Subroutine ← EHS

Commit ... Exception ...
 taken ← beg ... Exception ...

Example 2 : Assume superscalar processor of degree 3 with 2 address calculation units.

Assume first sd has exception in C.

	1	2	3	4	5	6	7	8	9	10	
ld $x_1, 0(x_{20})$	F	I	A	M	W	C					عرفنا انه فيه
sd $x_1, 0(x_{21})$	F	I	A	-	-	n					exception
sd $x_2, 16(x_{21})$	F	I	-	A	-	n					فينحول من C الى
EHS :							F				null

ويروح الـ EHS وبس اخلص والامور تكون ملانفة يرجع بعمل F الـ instruction اللي
عاشق null ويرجع انفسهم مرة ثانية

استخدم من شركة Apple في بعض هواتفها والسبب، انه مصمم بصرف ليهرباء آفول

Cortex A53 and Intel i7

برفضه يستخدم في ال high end Processor ال computer زي ال PC

Processor	ARM A53	Intel Core i7 920
Market	Personal Mobile Device	Server, cloud
Thermal design power	100 milliWatts (1 core @ 1 GHz)	130 Watts
Clock rate	1.5 GHz	2.66 GHz
Cores/Chip	4 (configurable)	4 → ممكن علانلاقي 8 و 6
Floating point?	Yes	Yes
Multiple issue?	Dynamic	Dynamic
Peak instructions/clock cycle	2 → 2 instruction every cycle	4 → 4 instruction every cycle
Pipeline stages	8 → اقل لانته Frequency اقل	14
Pipeline schedule	Static in-order	Dynamic out-of-order with speculation
Branch prediction	Hybrid	2-level
1 st level caches/core	16-64 KiB I, 16-64 KiB D	32 KiB I, 32 KiB D
2 nd level caches/core	128-2048 KiB	256 KiB (per core)
3 rd level caches (shared)	(platform dependent)	2-8 MB

الجيل الاول هاد

BHT طرق متطورة اكثر من ال


تعدني بنسب

The Processor → 8

سلسلة ناجحة جدا من ال microprocessors

ARM Cortex-A53 Pipeline

في 8 stages
 بأحسب الأحوال
 Address generation unit
 ال التي فيه
 ال التي يستخسبه



زيادة 2 cycles لو فيه هالشيء

تبع ال Inst... حسب نوعه د FU ملأنة

jump لو كان

لو كان branch

I → Floating point instructions

لو كان Floating في 10 cycles or stages


Chapter 4 — The Processor



ARM Cortex-A53 Performance

بالدراسة
هاي قديه
تقسوا قديه
بيانات
time
Sec
وقديه بتنخذ
Instructions

Sec x f → cycle
cycle
IC
قسوا اعدد العنصر
الي بتحتاجون لتنفيذ
كل ال Instructions
لهذا البرنامج
بطلو حوي هذا
ال ratio



مفروضه تكون 0.5 (IPC = 2)
كل ما كانت اقل كلما كانت افضل

المتوقع

الهاي بيبيين : يا انا

ال Instructions في بينو اعتماد بعض
او انه ال Processor بحاول يطلب ال data من ال cache وبيك بغير

Chapter 4 — The Processor

بحتاج فتوحوية
لتيجي ال data من ال Mem

Memory hierarchy




Core i7 Pipeline

الذي يختلف عن وقت

ما تغير من ما سبق لهذا

→ Processor much more complex
Superscalar Processor with degree 4

وقت عدد واحكام ال
RS و ROB و
FU وقتي عدد ال



ما يعرف كم
Instructions فيهم

بمع 18 مجموعة وقت
→ 18 * 16 byte

D → 4 instruction
ال decode instructions
يخطط فيه

Issue
= RS I

تستفيد ال Instructions ب (FU)
E Functional unit حسب نوعهم
Floating Point

Complex Instructions
تترجمها ل Simple

بمرتبة ال Issue بنجز
لكل Instruction بال ROB
يالمؤخر بغير ال Commit
توزيع النتائج ال حسب ترتيبها
الأولي


عش
خطوطي
كثيرة
بالوقت
العصر




Core i7 Performance

تقليل الperformance

أسوأ ما يمكن
→ 10%



أسوأ ما يمكن



ARM أسرع من ال Core i7
 لأنه يشتغل على high frequency
 في dynamic exc... وكذا مع بعض التطبيقات أفضل
 لكن على حساب ال Power