


Which of the following statements is correct about the 64-bit ALU designed in Appendix A.5?

- The "Overflow" output is generated by the least significant slice
- The "Cin" input of the full adder in the most significant slice is connected to Bnegate
- None of the answers
- The "Op[1:0]" input of one slice might be different from another slice
- The "Less" input of the most significant slice is connected to logic Zero



Time left 0:06:32

Given that $a[7:0] = 0011110$ and $b[7:0] = 1101000$, answer the following questions:

Q1: Choose the correct equation and value for c4:

- $c4 = g3 + p3.c3 = 0$
- $c4 = G1 + P1.G0 + P1.P0.c0$, No enough information to compute the value of c4
- $c4 = G1 + P1.G0 + P1.P0.c0 = 1$
- $c4 = G0 + P0.c0$, No enough information to compute the value of c4
- $c4 = g3 + p3.c3 = 1$
- $c4 = G0 + P0.c0 = 0$

Time left 0:06

Q2: Choose the correct equation and value for c_6 :

- $c_6 = g_5 + p_5.g_4 + p_5.p_4.c_4 = 1$
- $c_6 = g_6 + p_6 = 0$
- $c_6 = g_5 + p_5.g_4 + p_5.p_4.c_4$, No enough information to compute the value of c_6
- $c_6 = g_6 + p_6 = 1$
- $c_6 = g_5 + p_5.c_5$, No enough information to compute the value of c_6
- $c_6 = g_5 + p_5.c_5 = 0$

Q3: Which of the following statements is correct regarding the signals in the 8-bit Carry-Lookahead adder given above?

- s_4, c_4, c_5, c_6 , and c_7 are computed after 6 gate delays
- s_7 and c_8 are computed after 5 gate delays
- s_4, s_5, s_6 , and s_7 are computed after the same delay
- G_0 and P_0 are computed after 3 gate delays
- s_0 and c_4 are computed after 4 gate delays

Q4: Which of the following statements is correct regarding the delay of the 8-bit Carry-Lookahead adder given above?

- s4, c4, c5, c6, and c7 are computed after 6 gate delays
- s7 and c8 are computed after 5 gate delays
- s4, s5, s6, and s7 are computed after the same delay
- G0 and P0 are computed after 3 gate delays
- s0 and c4 are computed after 4 gate delays

Q4: Which of the following statements is correct regarding the delay of the 8-bit Carry-Lookahead adder given above?

- The delay of the 8-bit Carry-Lookahead adder is $1/4$ (i.e. one fourth) the delay of the 8-bit Ripple-Carry adder
- The delay of the 8-bit Carry-Lookahead adder is $1/3$ (i.e. one third) the delay of the 8-bit Ripple-Carry adder
- None of the answers
- The delay of the 8-bit Carry-Lookahead adder is $1/2$ (i.e. half) the delay of the 8-bit Ripple-Carry adder
- The delay of the 8-bit Carry-Lookahead adder = 5 gate delays

Assume that the 64-bit ALU described in Appendix A.5 is reduced to a 3-bit ALU while still performing the same operations in the same order: AND, OR, ADD/SUB, and SLT. Given that $A_2, A_1, A_0 = 110$ and $B_2, B_1, B_0 = 011$, what are the values of R_2, R_1, R_0 in the following scenarios:

When $A_{invert} = 0, B_{negate} = 0, Op[1:0] = 00$:

- $R_2, R_1, R_0 = 110$
- $R_2, R_1, R_0 = 011$
- $R_2, R_1, R_0 = 111$
- $R_2, R_1, R_0 = 000$
- $R_2, R_1, R_0 = 010$
- $R_2, R_1, R_0 = 001$

When $A_{invert} = 0, B_{negate} = 1, Op[1:0] = 11$:

- $R_2, R_1, R_0 = 010$
- $R_2, R_1, R_0 = 000$
- $R_2, R_1, R_0 = 110$

Assume that the 64-bit ALU described in Appendix A.5 is reduced to a 3-bit ALU while still performing the same operations in the same order: AND, OR, ADD/SUB, and SLT. Given that $A_2, A_1, A_0 = 110$ and $B_2, B_1, B_0 = 010$ are the values of R_2, R_1, R_0 in the following scenarios:

When $A_{invert} = 0, B_{negate} = 0, Op[1:0] = 00$:

- $R_2, R_1, R_0 = 110$
- $R_2, R_1, R_0 = 011$
- $R_2, R_1, R_0 = 111$
- $R_2, R_1, R_0 = 000$
- $R_2, R_1, R_0 = 010$
- $R_2, R_1, R_0 = 001$


POWERUNIT

When $A_{invert} = 0, B_{negate} = 1, Op[1:0] = 11$:

- $R_2, R_1, R_0 = 010$
- $R_2, R_1, R_0 = 000$
- $R_2, R_1, R_0 = 110$
- $R_2, R_1, R_0 = 001$
- $R_2, R_1, R_0 = 111$
- $R_2, R_1, R_0 = 011$
- $R_2, R_1, R_0 = 101$

We want to design a 6-bit ALU that performs the operations given in the table below. The design of ALU slice is partially completed for you. Accordingly answer the following questions. Time left 0:20:00

Op[1:0]	Operation
00	$R = B$ Shifted Right by one bit
01	$R = (\text{not } A) \text{ XOR } B$
10	$R = B + A$
11	$R = B - A$




What should signal "S" be connected to?

- B₁
- Op[1]
- 1
- 0
- Op[0]
- K

What should signal "G" be connected to?

We want to design a 3-bit ALU that performs the operations given in the table below. The design is partially completed for you. Accordingly answer the following questions:

Op[1:0]	Operation
00	$R = B$ Shifted Right by one bit
01	$R = (\text{not } A) \text{ XOR } B$
10	$R = B + A$
11	$R = B - A$



What should signal " C_i " in the least significant slice be connected to?

- 0
- Op[1]
- 1
- B_i
- K
- Op[0]

What should signal " H " be connected to?

- B_i
- Op[1]

K

op[0]

What should signal "H" be connected to?

B₁

op[1]

op[0]

0

K

1

What should signal "F" in the middle slice be connected to?

0

B₂

B₀

B₁

op[0]

op[1]

1