

CPU performance, depending on User CPU time  
 Remember: performance of a computer only determined by User CPU time.

$$\Rightarrow \text{User CPU performance} = \frac{1}{\text{User CPU Time}}$$

$$\rightarrow \text{User CPU time} = \text{CPU clock cycles} \times \text{cycle Time}$$

$$= \frac{\text{CPU clock cycles}}{\text{clock Rate}}$$

User CPU time = cycles x cycle Time  
 = cycles / clock Rate.

$$\text{cycle time} = \frac{1}{\text{Rate}}$$

$$\text{Rate} = \frac{1}{\text{cycle time}}$$

Determined by the hardware.

$$\text{clock cycles} = \text{Instruction count} \times \text{cycles per Instruction}$$

$\rightarrow$  cycles per Instruction: Determined by the Hardware.

Then weighted CPU Average:

$$\text{CPI} = \frac{\text{clock cycles}}{\text{Instruction count}} = \sum_{i=1}^n \left( \text{CPI}_i \times \frac{\text{IC}_i}{\text{IC}_{\text{total}}} \right)$$

Remember

$$\text{cycles} = \text{IC}_{\text{total}} \times \text{CPI}_{\text{average}}$$

$$\text{or} \rightarrow \text{cycles} = \sum_{i=1}^n \left( \text{CPI}_i \times \text{Instruction count} \right)$$
 for each instruction type.

$\rightarrow$  Instruction count: Determined by - program  
 - ISA  
 - compiler.

# Building CPU by Pipelining

Pipelining  $\rightarrow$  Parallelism + Overlapping

$\hookrightarrow$   $\overline{\text{new}}$  instruction  $\overline{\text{new}}$  cycle

Pipelining Analogy:-

$$\frac{\text{Time for } n \text{ instructions}}{\text{Time for } n \text{ instructions with pipelining}} = \text{speedup}$$

① for specific number of instructions:-

pipelining time = time for first instruction + final stage time  $\times$  number of the rest of instructions.

② for Non-stop instructions:-

$$\text{Time} = \text{time for first instruction} + (n-1) \times \text{time of final stage}$$

$n = \infty$

So speedup = number of stages

$$\lim_{n \rightarrow \infty} = \frac{\text{Instruction time (not pipelined)} \times 2}{\text{Instruction time} + (n-1) \text{ stage time pipelined}}$$

$\rightarrow$  For balanced this will result with the number of stages.

$\rightarrow$  For not balanced, this will result with less



Clock period  $\leftarrow$  stages  $\leftarrow$  لو كان ال  
stage  $\leftarrow$  imbalance stages.

Speedup total time of pipelined is less than single-cycle.  
knowing that the time of one instruction may increase due to balancing & other things.

All stages balanced  
 $\rightarrow$  all take same time.

All stages are not balanced.  
 $\rightarrow$  all takes same time except some stages.

Number of stages = speedup =  $\frac{\text{Time between instructions non-pipelined}}{\text{Time between instructions pipelined}}$

speedup is less than number of stages.

time between instructions:  $\leftarrow$  instruction  $\leftarrow$

- \* speedup is due to increasing throughput
- \* latency (time for each instruction) does not decrease

Conditions of max speedup ( $\equiv$  number of stages)

- ① stages are balanced
- ② infinite execution
- ③ No Hazards

Hazards [ new instruction → Fetch  
Hazard لا يمكنه من cycle etc

## 1] Structure Hazards

two instructions trying to use the same resource

if happened, new instruction with the stage of hazard would have to stall for that cycle (pipeline bubble) <sup>can't fetch new instruction</sup>

→ can be solved by <sup>adding new resources</sup> OR <sup>waiting</sup>

→ it never happens in RISC-V pipeline design

## 2] Data Hazards

Types :

1] Read After Write (RAW) 2] write After Read (WAR)

↳ the problem is it reads before it writes

(reads the old value while should read the new written value)

3] write After write (WAW)

Type 1 only happens in RISC-V



### III First solution for Data Hazard:-

remember [Read After Write] Hazard only Happens-

\* Pipelined must be stalled

maximum \* two lines of bubbles (2 bubbles at the

↳ when there is two

stages shift between read and write

encl)  
↳ calculated in time

↳ not 3 bubbles due to Internal forwarding.

### [2] Second solution for Data Hazard.

[Forwarding or Bypassing]

→ to use the result directly when it's computed.

→ destination stage should be later in time than the source stage.

\* Can't always avoid stalls by forwarding.

→ if the wanted value is not yet computed when needed, but you can't forward back

So stall the forward.

Example:- ~~use~~ Local-use Data Hazard.

**Note**:- For Read After Write Hazard when you have (write instruction from R-type, you do not need to stall)

example:-

addl F D (E) M W  
F D E M W

you only forward.

addl x3, x1, x2  
scl x3, 24 (x0)

\* Code scheduling can be used to Avoid stalls

→ try to put ~~that~~ local instructions first

→ then any arithmetic or logical operations.

→ then store instructions.

avoid:

load


↓  
any instruction depends on it. directly in the next line.



### [3] Control Hazard

branch instruction does two things  
\* determine which address of instructions to follow (PC+4, target address)  
if not taken      if taken

Basically work on ID stage




instruction ← F  
executed after branch.

How?

① compare registers and compute the target early in the pipeline.

↳ to add hardware to do it in ID stage



But then still need bubble

### [1] First solution: Stall on Branch

wait until branch outcome determined before fetching next instruction

Fetch PC+4

or fetch target

- Determine to take or not to take at ID
- calculate ~~PC~~ next-fetch address in E
- one bubble is needed

### [2] Second Solution: Prediction

- \* principle: (1) prediction correct: fetch directly.
- (2) " " uncorrect: you lose a cycle with one bubble to ~~re-fetch~~.

Fetch then

- \* principle: you either Predict to take (taken branch) or Predict not to take (not taken)



~~Way 1~~

[Way 1] | Static prediction: [branch behavior]

[Way 2] | Dynamic prediction [behavior History]