

ORG

DR.WALEED DWEIK

BY:FARAH HATEM

POWERUNIT

The computer revolution

(Moore's Law)

of transistors
per unit area

2x

x

t₁

t₂

time

→ لما دنا مساحة عدد ال transistors

و نفس المساحة - دنا رقم ال gates

← هكذا دنا رقم ال operations

functionality أكثر و هكذا دنا رقم ال

multiple operation

at the same time

Gates → ~~transistors~~ transistors

transistor → دنا رقم ال switches

switch

switches ال

← open

← close


[Eight Great Ideas]

① Design for Moore's Law
years for designing

② Abstraction to Simplify Design
→ low level details hidden to offer simpler Model
→ Increase Productivity for Architects and
programmers

③ Common case faster

Example:-



$$\begin{aligned} \text{CPU original} \Rightarrow \text{time} &= 90 \times 2 + 10 \times 20 \\ &= 180 + 200 = 380 \\ &\text{sec} \end{aligned}$$

→ متى دائماً تحسين ال common case هو لأفضل ، أحياناً
عكسها هو تحسين ال rare case بزيادة دخل عمل ال CPU
أفضل من ال common case ، لأن ال rare case يأتي نادراً

ومع ذلك (باعتباراً إحصائياً) الجزء الأكبر من ال common case
يشكل عام

~~Performance via Parallelism~~

④ Performance via Parallelism

كل ما قهرت ال resources أكثر بال CPU ، وطالما
وجدت على بعض ال resources كانوا يشتغلوا مع
بعض in parallel ، بقدر هياك دخل تنفيذ الأكواد برنامج
في وقت واحد ، بغير ال performance أفضل .
→ لتوزيع عمل ال CPU'S


⑤ Performance via Pipelining stages in CPU

⑥ Prediction (95%)


→ Based on History of performance.

Forgiveness better than permission.

⑦ Hierarchy



Most frequent data saved in here.



⑧ Dependability via Redundancy. Or Reliable.

High-level language

→ provides for productivity + portability

تأثير الورد سيال
أسرع - أكثر قابلية للحفظ

Hardware. ~~side effect~~

~~memory~~
~~...~~

The components of a computer

* five components →

The memory here is the main memory

* HDD is considered a ~~storage~~ ~~device~~
storage device.

* Network adapters is like (Network interface cards : NICs)

The Hardware support for graphics

← ال CPU في تلك الحيزين، البيانات، أجهزة معالجة الصور والرسوم المتحركة، ليست جيدة

Frame buffer

← كل ما في حيزي معالجة الصور، لغة التي بها ال ال buffer سيخبر

Raster scan CRT display

الكتابة: الطباعة من فوق إلى أسفل وبالسلالات من اليمين إلى اليسار

[CRT] stands for "Cathode Ray Tube" and it is the technology used in traditional computer monitors and TV's. The image on a CRT display is created by firing electrons from the back of the tube to phosphors located towards the front of the display.

Inside the Processor (CPU)

→ Datapath → كاستي بتفرقة البيانات وحصرها على إشارات من
Comparators, Decoders, Muxes

→ Control

الكتابة من اليمين إلى اليسار Datapath

← cache, MS, cache, CPU (on chip) ←

no delay in performance


solid state Drive (SSD) instead of HDD

Flash memories ال SSD هم على نفس التكنولوجيا التي تستخدمها ال Flash memories

* أي انه كجزء من ال run لا يزالون متواجدين في ال DRAM


Response Time & Throughput

example :-



→ Response time decreases

→ Throughput increases



→ Response time stays the same, assuming that one ~~instruction~~ ^{task} can't be executed in parallel between the 2 CPU's ← *لا يتقسم على التسيير*

→ throughput increases :

في نظامي ، ال response في ماسو لا يتغير انه
ال task واحدة ما تقسم على two CPU's

لكن ال throughput زاد لانه بكل طائفة اطاقية انه تقسم
two tasks / بالما في سوا ال two CPU's

* داتا ال response بزياد ، ال throughput بزياد
لكن لو ان // وقت // حتى سوا سوية

Chapter 1

Section 1-4

(Summary &
Rearrangement)

layers of computer

layer		levels of program code.
Application software.	<ul style="list-style-type: none">- [HLL]- more natural- conciseness- programs independent from hardware.	<ul style="list-style-type: none">- productivity + portability ✓- closer to problem domain.
System software.	<ul style="list-style-type: none">- compiler (HLL to machine code)- Operating System (service code)	<ul style="list-style-type: none">- Assembly language.- textual representation of instructions.
Hardware.	<ul style="list-style-type: none">- processor- memory.- I/O controllers.	<ul style="list-style-type: none">- Binary Digits- every thing is Encoded

Components of A computer

Input+Output

Main Memory

Data path
& control

① Input + Output & (devices)

* ↳ Interface

↳ Display, keyboard, mouse

* ↳ storage

↳ HDD, CD/DVD, flash.

* ↳ Network Adapters.

[communications with other computers]

+ The LCD screen and Touch screen.

→ LCD screen. (Liquid Crystal Display)

↳ showing the bit map.

→ frame buffer stores the map.

→ Refresh rate reads the bit pattern of pixels.

→ CRT display, displays the newest bit map.

→ Touch Screen.

two types → Resistive

→ capacitive (multiple touches)

→ Network Adapters (NIC'S)

Networks

LAN (local area network) → Ethernet

WAN (Wide Area Network) → Internet

Wireless Network → WiFi, Bluetooth.

→ ② Main Memory + Storage Devices

+ slide 21

	Volatility	
DRAM's	✓	(DRAM): Dynamic Random Access Memory / holds data while running.
Magnetic Disks (HDD)	✗	} also like optical disks (CDROM / DVD)
Flash	✗	

③ Inside CPU (Processor)

→ Datapath

→ Control

→ Cache memory nowadays is designed to be (on chip) ✓

SRAM → Static Random Access Memory.
instead of slower and cheaper DRAM.

§ 1.6 → Performance

db performance ال CPU ال ← execution ال response time

execution time . علاقة عكسية بين الأداء وال

$$\text{performance} = \frac{1}{\text{execution time}}$$

performance (P)
Execution Time (ET)

$$\frac{P_x}{P_y} = n \quad \begin{array}{l} \text{better} \leftarrow x \rightarrow \text{CPU } \underline{1} \\ y \rightarrow \text{CPU } \underline{2} \end{array}$$

→ x is n time faster than y

$$\frac{P_x}{P_y} = \frac{ET_y}{ET_x} = n$$

A → 10 seconds B → 15 seconds

A is faster than B (1.5 times)

$$\frac{ET_B}{ET_A} = \underline{\underline{1.5}}$$

انما بنينا ذلك كمنهج ←

A is 1.5 times faster than B.

الطرح $\frac{1}{n}$ في (n) الى هو معدل السرعة نفسها واخرجه $\frac{1}{100\%}$

A is 50% faster than B

مثال

A is 2 times faster

$$2 - 1 = 1$$

$$1 * 100\% \rightarrow$$

A is 100% faster than B

Measuring Execution Time

عشان نعرفوا دى حساب ال response time لازم نأكون عارفين
الاجزاء فى وهى System performance
ولا CPU performance.

System performance: we are talking about
memory, input ~~output~~ output devices, altogether
لأنه لما تطلب البرنامج كمان البرنامج يدخلون بيك دى حساب ال response time

↳ this time is called: response time /
Elapsed time / execution time / wall clock time.

↳ performance ← للستيم كات ←
processing time + I/O + OS time + idle time

Idle time الوقت اللى يكون فيه كود صبور جاهل احسن
لما يكون البرنامج بيجل wait لما يكون ال OS بيدل بين
ال programs بالسر.

$$\text{System performance} = \frac{1}{\text{Elapsed Time}}$$

CPU performance

the time here is called CPU time

Total \rightarrow CPU time = processing time + OS overhead.

\swarrow
User CPU time

\searrow
System CPU time

$$\text{System performance} = \frac{1}{\text{Elapsed } T}$$

$$\text{CPU Performance} \text{ or } \text{User CPU Performance} = \frac{1}{\text{User CPU time}}$$

هذا هو الأداء الذي يقي سرعة البرنامج في استخدام وحدة المعالجة المركزية
وهو يعرف بالأداء المستخدم للـ CPU، وليس الأداء النظامي.

User CPU time:

CPU time spent on the program


System CPU time:

CPU time spent in the OS performing tasks on behalf the program.

CPU clocking

remember CPU is \rightarrow control
 \rightarrow datapath

Data path \rightarrow FlipFlops جزء كبير منها



ال FlipFlop
يحتوي على 1 bit
كل حافة موجبة positive edge

الفترة بين ال clock cycles

clock period: (T)

duration of a clock cycle. (second)

clock Frequency (F), rate (R):

cycles per second (Hz)

$$1 \text{ Hz} = 1 \text{ cycle / second}$$

$$4 \times 10^9 \text{ Hz} \rightarrow$$

$$4 \times 10^9$$

يعني ان CPU ال
عالج كل ال instructions
task
في 1 ثانية

cycle di CPU itu adalah *
 clock di CPU itu 250×10^{12} *
 Frequency

$$\text{clock } f = \frac{\text{cycles}}{\text{seconds}} = \frac{1}{250 \times 10^{-12}} = 4 \times 10^9 \frac{\text{cycle}}{\text{second}}$$

$$= 4 \times 10^9 \text{ Hz}$$

example:-

$$T = 0.5 \text{ ns} \rightarrow f = ??$$

$$f = \frac{1 \text{ cycle}}{0.5 \times 10^{-9} \text{ second}} = \frac{1 \times 10^9}{0.5} = \frac{10 \times 10^9}{5} = 2 \times 10^9 \text{ Hz}$$

Rule :- $R = F = \frac{1}{T}$

and :- $T = \frac{1}{F} = \frac{1}{R}$

example:-

when $F = 2.4 \text{ GHz}$, $T = ?$

$$T = \frac{1}{F} = \frac{1}{2.4 \times 10^9} = \frac{1 \times 10^{-9}}{2.4} \approx 0.41 \times 10^{-9} \text{ s}$$

$= 0.4 \text{ ns}$

0.4 ns for one operation, to change its state

User CPU time:-

$$\text{user CPU time} = \text{CPU clock cycles} * T$$

$$= \frac{\text{CPU clock cycles}}{\text{clock Rate}}$$

→ shorter user CPU time → better performance

* Performance improved by

① Reducing number of clock cycles needed for one task

② Increasing clock rate / Decreasing clock cycle time

example:-

$$F = 4 \text{ GHz}$$

$$T = \frac{1}{4 \text{ GHz}} = \frac{1 \times 10^{-9} \text{ second}}{4}$$

0.25 ns




when increasing frequency

$$F = 8 \text{ GHz} \rightarrow T = 0.125 \text{ ns}$$

في كل مرة، في كل مرة، في كل مرة، في كل مرة، في كل مرة ←

(3) Hardware designers must often trade off clock rate against cycle count

example:



~~Task~~

في كل مرة، في كل مرة، في كل مرة، في كل مرة، في كل مرة
الزمن الذي أخذ

$$\text{CPU}_1 \text{ time} = 3 \times T_1$$

$$\text{CPU}_2 \text{ time} = 2 \times T_2$$

example:-



Total time ↓

Rate ↑

cycle duration ↓

number of cycles ↑

CPU time example:- (slide 30)

faster clock → faster frequency.

Example slide 30

computer A

User CPU time = 10s

Frequency = 2 GHz =

computer B

User CPU time = 6s

Frequency = ?

✓ (faster clock)

→ 1.2 clock cycles in computer B ✓

when asking for how ~~many~~ faster it has to be → find new frequency.

for A

$$\text{CPU time} = \frac{\text{clock cycles}}{R} \checkmark$$

$$10 = \frac{\text{cycles}}{2 \times 10^9}$$

$$2 \times 10^{10} = \text{cycles for } \underline{\underline{A}}$$

for B

$$\text{cycles} = 1.2 \times 2 \times 10^{10} = 24 \times 10^9$$

$$\text{CPU time} = \frac{\text{cycles}}{f}$$

$$f = \frac{24 \times 10^9}{6} = 4 \text{ GHz}$$

always to determine which computer is better, you depend on its performance that depends on user CPU time (do not use f) or cycle time to compare)

→ for the ~~test~~ exam, previous example:

How much B is better than A?

$$\frac{\text{Performance B}}{\text{Performance A}} = \frac{\text{CPU time A}}{\text{CPU time B}} = \frac{10}{6} = 1.667$$

B is 1.667 times faster than A

" ~ 66.7% " " " " "

Finally

User CPU time → time needed to finish a task in second unit

number of clock cycles:-

← هو نفس عدد تايپ ، باختلاف سرعة البرنامج

لبرنامج نفس ال CPU

Instruction count and CPI

Instruction count-

عدد ~~ال~~ تعليمات الموجودة في البرنامج (بمعنى اوجه ال task التي تدرى انشورتها)

← كل تعليمات البرنامج في machine code عند طريقه ال الوصل ال

بينه وبين جهاز ال instruction موجود على البرنامج

← عند مواصلة ال ال ← Hardware ، اعزوف ال instruction

ال cycle ، اعزوف ال

← هياي نسبة ال (cycles per instruction)

CPI ←

Instruction counts (IC)

$$\text{clock cycles} = IC \times CPI$$

$$\text{User CPU time} = IC \times CPI \times \text{clock cycle time}$$

$$= \frac{IC \times CPI}{\text{clock Rate}}$$

CPI in more Detail:-

Two ways to evaluate CPU clock cycles:

$$\textcircled{1} \text{ CPU clock cycles} = \sum_{i=1}^n (\text{CPI} \times \text{IC}_i)$$

where your program has more than 1 Instruction type, you take then, the sum of all of them (i is one of these different instructions)

$$\textcircled{2} \text{ CPU clock cycles} = \text{IC}_{\text{total}} \times \text{CPI}_{\text{average}}$$

IC here is:- total Instruction count, for all Instruction types included in the program

CPI here is: Weighted average CPI

Weighted average CPI

→ how to get the equation:-

$$\begin{aligned} \text{User CPU Time} &= \text{CPU clock cycles} \times \text{cycle Time} \\ &= \sum_{i=1}^n (\text{CPI}_i \times \text{IC}_i) \times T = \text{IC}_{\text{total}} \times \text{CPI}_{\text{avg}} \times T \end{aligned}$$

$$\text{Then } \sum_{i=1}^n (\text{CPI}_i \times \text{IC}_i) \times T = \text{IC}_{\text{tot}} \times \text{CPI}_{\text{avg}} \times T$$

Then \rightarrow $CPI_{avg} = \frac{\text{CPU clock cycles}}{\text{Instruction count}_{total}}$

$$CPI_{avg} = \frac{\sum_{i=1}^n (CPI_i \times IC_i)}{IC_{total}} = \sum_{i=1}^n \left(CPI_i \times \underbrace{\frac{IC_i}{IC_{total}}}_{\text{Relative frequency}} \right)$$

✓ Relative frequency.

User CPU time.

if you are given that, "they are running on the same hardware", while comparing between two computers? - you know that:

- ① Same clock period (same clock rate)
- ② Same CPI_i of i (of one instruction, not the average)

(\rightarrow the average may be different due to the number of sequence of the instruction)

\rightarrow Same ISA + Same Compiler \rightarrow Same Instruction total \leftarrow count.

② Same IC_i for i

Example / slide 31 //

هو وقت دورة ال cycle time ، و ما يقابل ال ال نفس ال hardware ، كل ال ما يقدر تقرر مين فيه ال ال

Example / slide 32 //

→ Two compiled sequences:

two different compilers, compiler 1, compiler 2

→ running on the same computer, (same hardware)

↳ Same CPI_i of ^{the} two sequences (مين فيه ال ال)

↳ Same clock cycle time

↳ Same ISA →

ما يقدر تقرر مين فيه ال ال
compilers are different.

Solution:-

$$\rightarrow \text{Given that } \frac{ET_2}{ET_1} = 2 = \frac{\text{CPU clock cycles}_2}{\text{clock rate}} \div \frac{\text{CPU clock cycles}_1}{\text{clock rate}}$$

$$= \frac{\text{Cycles}_2}{\text{Cycles}_1} = 2 = \frac{\left(\sum_{i=1}^n \text{CPI}_i \times \text{IC}_i \right)_2}{\left(\sum_{i=1}^n \text{CPI}_i \times \text{IC}_i \right)_1}$$

$$2 = \frac{8 + 2f}{17} \Rightarrow f = \text{IC}_B = \underline{\underline{13}} \text{ count for B needed.}$$

Example 8

- Two compiled sequences
- relative frequencies for IC_i are given in a table
- on different hardwares
- seq 1 → CPU₁ → $T_1 = 2ns$
- seq 2 → CPU₂ → $T_2 = 1ns$

	A	B	C	D	IC_i
Seq 1	20%	10%	50%	20%	
Seq 2	0%	40%	30%	30%	

	A	B	C	D
CPU ₁ ← CPI _i	1	2	3	4
CPU ₂ ← CPI _i	3	1	2	6

$$CPI_{avg_1} = 1 \times 0.2 + 2 \times 0.1 + 3 \times 0.5 + 4 \times 0.2 = 2.7$$

$$CPI_{avg_2} = 3 \times 0 + 1 \times 0.4 + 2 \times 0.3 + 6 \times 0.3 = 2.8$$

Chapter 28 Instructions: language of the computer

↓
ISA

2.1 / Introduction

Computer languages

- with simple Instruction sets
- with complex Instruction sets

~~2.2 Arithmetic~~


2.2 / operations of the computer hardware

one arithmetic instruction → one operation
(for the simplicity of IS)

→ 3 operands


3 operands → 2 sources, 1 destination / 1 operation
an operand can be a source and a destination in one instruction

→ Register file = group of registers




$(Q_{63} - Q_0)$ source


$(D_{63} - D_0)$ write on destination



64 bit register



→ for each instruction you use 3 registers in the register file



RISC-V registers :-

X_0 : the constant value 0

← لا يتغير أبداً computer يستخدمه دائماً، رقم 0 مخزن ثابت

~~→~~

→ temporary registers

→ you can ~~not~~ over write them any time

→ saved registers

→ you can not over write them

→ for memory operations :-

→ Read / load from memory → register

→ store / write on memory → from register.

Loading from memory to register and vice versa, is copying data, not changing its place completely.

→ when you read from memory, you give it the address of the first byte of double word.

→ Memory organization

RISC-V Little Endian:-

Examples:-

$MEM = 0x \overset{4 \text{ bits}}{F1} 32 \text{ BA} 5C \text{ AD} 34 \text{ 79} 00$
 long long int $\left[\begin{array}{c} 16 \text{ bit} \\ \rightarrow \text{most significant bit} \end{array} \right]$ \downarrow least significant bit
 this double word takes 64-bit (16x4)

9		
8		
7	0x	F1
6	0x	32
5	0x	BA
4	0x	5C
3	0x	AD
2	0x	34
1	0x	79
0	0x	00

bytes in memory

→ Little Endian

Big Endian

0x 00
0x 79

0x F1

Data transfer instruction:-

→ address of $M[i]$ - Starting address of M ,
 the element of an array \uparrow
 the offset \leftarrow index (i) \times array type size in bytes

example:- ~~long~~ long int: array type size = 8 bytes.

$$\text{address} = \text{starting address} + i \times 8 \text{ bytes}$$

→ load as an instruction:-

← مصدر قيمة هوال memory location التي بي اعل منه كوني للبارا.
 ← لازم كدر صيغة هوال register التي بي اصب الترتيب هاي، اذ في حاله

the form of load doubleword instruction:-

Ld destination, offset (base register)
 register

→ Starting address of array \equiv address of the element with index 0



When writing this instruction, what happens?

example: $\text{lcl } X28, 32(X18) \equiv (X28) \leftarrow$

Memory $[32 + (X18)]$

① determining memory address
[address of $M[i]$ equation]
 $32 + (X18)$

② access memory at $[32 + (X18)]$


③ copy to the destination register $(X28)$

Example:

→ you are required to copy
element $M[2]$, to register $(X25)$
in register file

→ $\text{lcl } X25, 16(X0) \equiv$

Memory $[16 + (X0)]$
 $(X25) \leftarrow$ Memory $[16]$
↓
address of $M[i]$
equation



now x_{25} has ~~address~~: [0x F0DE BC 12]
↳ the content

→ When you want to copy and read data from an absolute address:

example: read memory content of address 5, and save it in register x_{10} .

Lcl $x_{10}, 5(x_{10})$ starting address = 0 always

↓
offset is absolute address
↳ $5 + 0 = \underline{5}$ ✓

register

→ Store as an instruction -

sel source, offset (base register) ≡
register

memory [offset + (base)] ← (source)
effective address

example - slide ~~1.3~~ 1.3

$g = h + A[8];$

g in → x20

h in → x21

array A → starting address in x22

↳ better to choose one of temporary

ldl x9, 64(x22)

registers

addl x20, x21, x9

example/slide 14

$$A[12] = h + A[8] \rightarrow \text{in } x5$$

$\rightarrow h$ in $x21$

\rightarrow Array $A \rightarrow$ starting address in $x22$
offset for $A[12] = 96$
" " $A[8] = 64$

$ldl\ x5, 64(x22)$

$addl\ x6, x21, x5$

$sd\ x6, 96(x22)$

\rightarrow element at right side of equation \rightarrow local
 \rightarrow " " left " " " " \rightarrow start

→ Register optimization

هو لا كما ذكرنا لانه على ال PE ، والكود يجب ان يظل في ال memory

→ immediate operands

هناك ال register ← $addl\ reg,\ reg,\ constant$

← يعني ال register موجود في ال instruction

← كل ال instruction فيها باستخدام 32-bit في ال memory

فيه هسول ال bits ، يكون موجود ال constant

→ no subtract immediate instruction

→ you are allowed to use negative constants

← نعم هناك ال constant التي بتسوي ال PE ، لو رجع
دعيني

constant zero

→ useful to copy a value from a register to another.

~~to negate the value~~

```
addl x22, x0, x21
```

immediate instruction works here:

```
addl: x22, x21, 0
```

→ to negate the value in a register.

```
sub x22, x0, x21
```

→ immediate instruction does not work here:

it doesn't working with the order.

→ Binary Integers

$$\text{value} = d \times r^i$$

the bit ← weight

d range is: $0 - (r-1)$

→ if $n = \text{number of bits}$

then the range of that number =

$$0 - (2^n - 1)$$

$$\text{min} = 0$$

$$\text{max} = 2^n - 1$$

⇐ talking about combinations

for RTSC-V :-

→ 2^{64} combinations in range $(0 - (2^{64} - 1))$

→ Bit 0 is the least significant for $(2^{64} - 1)$

→ " 63 " " most " " "

→ Signed Integers → 2's complement representation

تحويل بين decimal و binary :-

$$X = -x_{n-1} 2^{n-1} + x_{n-2} 2^{n-2} + \dots$$

هذا هو الوزن

بين النظام العشري والنظام
إذا كان الوزن موجب و موجب
القيمة الحقيقية للرقم
وإذا كان الوزن سالب و موجب
القيمة الحقيقية للرقم مع الإحراج

numbers :-
domain →

$$\text{max} = +2^{n-1} - 1$$

Zero

$$\text{min} = -2^{n-1}$$

for n bits number

Example:-

→ 4-bit unsigned (0 to 15)

→ 4-bit signed (-8 to +7)

2's complement characteristics.

→ in the 2's complement format, it's almost similar when solving for signed and unsigned numbers



*Imbalance between positive and negative numbers (the number of the positive numbers in the domain is lower)

*overflow - is needing more bits to represent the number resulting when adding or subtracting two numbers of less number of bits.

-:IL:PS: 2's complement :|Le: over :|L←
flow
incorrect sign bit ←

(1) (positive) + (positive) = negative result X
(2) (negative) + (negative) = positive result X

Signed Negation in 2's-complement
or finding the 2's complement for a number
negation $\rightarrow x \rightarrow -x$

positive \rightarrow negative

negative \rightarrow positive

change the sign bit.

(1) First approach

do the one's complement, then add 1 to the number

(2) Second approach

start from the first bit of value 1

\rightarrow Why 2's complement is called like this

$$x + (-x) = 1000 \dots 002 = 2^n$$

$n =$ number of bits of x

(2's complement \equiv negation) of x

۱- اعداد صحیح، رقم عددی کے لیے ایک مخصوص نمبر (x) کی $(-x)$ اور اعداد حاسی اعمال complement کے ساتھ بھی
عدد کے اقریبیہ کے لیے decimal استعمال

§ 2.5: Representing Instructions

compiler assembler
HLL \rightarrow assembly \rightarrow machine code

Reduced instruction set computer (RISC-V)

\rightarrow Small number of formats for regularity / simplicity; High performance of low cost.

one instruction: 32 bit (32 ~~bit~~ register) in binary / 8 digits in hexa.


\rightarrow the instruction will be held in the memory, taking 4 bytes (the memory is byte addressable)

RISC-V R-format instructions
R for register


→ This format is used by 3 operands instructions

Remember

The width of the memory is 8 bits
byte addressable. ← (1 byte)
byte address



the width of (RF) = ~~48~~ 64 bits (8 bytes)



RISC-V I-format instructions

addi

$$(\text{rd}) = (\text{rs}_1) + \begin{matrix} \text{sign-ext} \\ (\text{imm}) \\ 64\text{-bit} + 12\text{-bit} \end{matrix}$$

↓
extend to 64

by 2's complement
sign extension.

The range of immediate:

$$-2^{11} \rightarrow \text{to} \rightarrow +2^{11} - 1$$

→ The offset can be negative, and that is when you go down in the memory.

→ The range of the offset is similar to the range of immediate.

$$(+2^{11}) \text{ و } (-1)$$

but you need extension.

$$\text{Memory address} = \begin{matrix} \text{sign-ext} \\ (\text{offset}) \end{matrix} + \text{base address}$$

Binary compatibility: the same machine code can work on different hardware
→ This means that these computers use same ISA's

→ forward compatibility and not backward.

→ Data stored in the memory: 64-bits
→ instructions: 32-bits

Instructions:

① → and → R-format
andl → I-format

→ Bit by Bit Not → ~

logical operations

① Shift Immediate.

→ shift operations that are mentioned in here are logical not arithmetic

shift left

shift right

→ sll rd, rs1, imm
→ srl rd, rs1, imm

imm = number of bits to be shifted.

shift left:-

sll rd, rs1, imm =

$$(rs1) \times 2^{imm} = (rd) \rightarrow \text{تحويل القيمة إلى القوة 2}$$

example:-

$$sll x5, x6, 2 \rightarrow x6 = 0 \dots 00011$$
$$x6 = (3)_{10}$$

$$(00) \cdot 00011 \leftarrow (00)$$

after shifting $\rightarrow x5 = 0 \dots 0001100$
 $= (12)_{10} = (3 \times 2^2)_{10}$

the value of $x6$ has not changed.

*The maximum immediate you can use to shift is (64), using 64 zeros
 → but it's meaningless because -
 using 64 to shift left makes the resulting number = 0, while there are other ways to store (0) in the register

→ so (63) makes more sense (111 111)

max imm = $(63)_{10} = (111\ 111)_2$; 6 bits

you need for ~~from~~ the max imm

based on that:

funct6	immed	rs1	funct3	rd	opcode
6 bits	6 bits	5 bits	3 bits	5 bits	7 bits

fill here it is similar to I and R formats

Shift right :-

→ Fill with zero this direction.

→ For (unsigned only) :

$$(rcl) = (rst) \frac{1}{2^{imm}}$$


otherwise, shift right is not used for division for signed numbers.

example :-

$srli\ x5, x5, 3$

$$(x5) = (0 \dots 00010000)$$

$$(x5) = (16)_{10}$$



$$0 \dots 00000010 = (2)_{10}$$

$$\left(\frac{16}{2^3}\right)_{10} = (2)_{10}$$

RISC-V design principles:-

① principle ①: Simplicity favors regularity
→ talked about it when we mentioned
arithmetic operation ~~with~~ with (3 operands)
; 2 sources, one destination

② principle ②: Smaller is faster
→ ~~register~~ register file of 32 bit

③ principle ③: Good design → good compromise

→ Attention:


Left shifting also affects signed numbers
for large positive and ^{small} negative
numbers

في اذا قمنا بـ (+) و قمنا بالتحريك لليسار، او بالتحريك لليسار، او بالتحريك لليسار (+)
في اذا قمنا بـ (+) و قمنا بالتحريك لليسار، او بالتحريك لليسار، او بالتحريك لليسار (+)

For not immediate shifting:


SLL rd, rs1, rs2

SRL " , " , "



R-format.

SLL x5, x6, x7



$3 \times 2^4 = 48$

$x_5 = 0 \dots 000110000$

$x_6 = 0 \dots 000011$

$x_7 = 0 \dots 000100$

Arithmetic shift. (uses R-format)

sa stands for arithmetic

SRA rcl, rs1, rs2

SRA rcl, rs1, rs2

← logical shift. $\bar{0}$, $\bar{1}$, $\bar{0}$, $\bar{1}$, $\bar{0}$, $\bar{1}$, $\bar{0}$, $\bar{1}$

But for arithmetic
it checks for the sign bit and
makes shifting with it

example:-

SRA x5, x6, x7

x5 = 111 11

x6 = 1111 11 → sign bit = 1

shift to right by 1
using 1

x7 = 000 001

→ And operations (masking)

① andl: R-format
andl rd, rs1, rs2

logical and. ← bit إلى bit فقط لا يوجد bit ←

② andi: I-format
andi rd, rs1, imm

imm = 12 bits andl rs1 is 64-bits
so you need to do sign extension

→ OR operations

or or andl isi

→ XOR operations

$$\begin{array}{l|l} 1 \oplus 1 = 0 & 1 \oplus 0 = 1 \\ 0 \oplus 0 = 0 & 0 \oplus 1 = 1 \end{array}$$

→ Invert some bits, leave others unchanged.

→ when immediate is entirely full of ones
the result is the opposite of the register.

$$\text{anything} \oplus 1 = \overline{\text{anything}}$$

→ XOR imm, is used to implement (not-)

XORI X9, X10, 0XFFF

↙
it inverts the content of X9

Compiling if statements:

C code:-

```
if (i==j) f = g+h;
else f = g-h;
```

compiled code:-

* first way of coding:-

```
bne x22, x23, Else → x22=i, x23=j
```

```
addl x19, x20, x21
```

```
beq x0, x0, Exit
```

```
Else: sub x19, x20, x21
```

```
Exit: . . . . .
```

first scenario of implementation:

→ bne : is true

↳ ~~skip~~ skip line of (addl) and line of (beq)

→ implement (Else) line, then complete to

Exit sequentially.

Other scenario:

→ bne : is false / never go to Else line.

↳ implement (addl) line sequentially

→ to avoid implementing line of (Else) so that

the implementation is logically false →

→ implement line of (beq), to ^{skip} ~~lines~~ line of ~~Else~~ and implement line of (Exit)

→ instruction of (beq) is put to avoid implementing, add and subtract together (only one should be implemented)

The other way of coding starting logical implementation with (beq)

code in RISC-V:-

beq x22, x23, (if) → label name
line of if branch

sub x14, x20, x21 → line for else branch
implementation

beq x0, x0, Exit

if: add x14, x20, x21

Exit: - - - - -

Compiling loop statements:-

instructions: lwr, swr, bne ←

→ implementing: C code:-

```
while (save[i] == k) i += 1;
```

using **beq**

```
loop: slli x10, x22, 3
```

```
add x10, x10, x25
```

```
lel x9, 0(x10)
```

```
beq x9, x24, L1
```

```
beq x0, x0, Exit
```

```
L1: addli x22, x22, 1
```

```
beq x0, x0, loop
```

```
Exit: ----
```

More conditional operations:

signed comparison { `bll` Branch if less than
`bge` Branch if greater than or equal

(implement next code using `bll`)

c code:

```
if (a > b) a += 1;  
a in x22, b in x23
```

```
bll x23, x22, continue
```

```
beq x0, x0, Exit
```

```
continue: addi x22, x22, 1
```

```
Exit : - - -
```

← عادةً استخدم السطر الذي يؤدي كالتالي (else) ، أو يظن
الرجوع للتوجيه بالأسفل `false` ، يضيء عن ال `instructions` التي

→ bne / and beq, don't care about the sign of numbers, they stay the same instruction for both sign and unsigned numbers.

→ bit, bge care about that

we use bltu, bgeu for unsigned numbers:

bltu: branch less than unsigned.

bgeu: branch greater than or equal unsigned

→ working with memory addresses you can use (signed) or (unsigned) instructions of those, it never differs

Bounds check shortcut.

array size = n

save [i]

$0 \leq i < n$

$0 \leq i \leq n-1$

} this should be true to avoid outOfBound exception.

Basically, this implemented using these instructions:-

knowing that n is in (x11)

i is in (x20)

bge x20, x0, L1

beq x0, x0, OOB

L1: blt x20, x11, L2

beq x0, x0, OOB

L2: ~~xxxxxx~~ - - - -

all are replaced by one line:-

bgeu x20, x11, IndexOutOfBound

if $x20 \geq x11$ or $x20 < 0$ go to OOB

Example:-

```
for (i=0 ; i<10 ; i++)  
    save[i] = save[i]*2
```

- ① $i \rightarrow (x20)$
- ② starting address of save array $\rightarrow (x21)$
- ③ array save is long long int

```
loop:  aaddl x20, x0, x0  
      addli x5, x0, 10  
loop:  bge x20, x5, Exit  
      slli x6, x20, 3  
      aaddl x6, x6, x21  
ld x7, [x6, x7, #1]  
      ldl x7, 0(x6)  
      slli x7, x7, 1  
      sel x7, 0(x6)  
      addli x20, x20, 1  
Exit:  beq x0, x0, loop  
Exit:  - - -
```

\leftarrow this line to put 10 in register (x5)
 $\rightarrow x5 = 10$
 ~~$\rightarrow x6 = \text{address}$~~
 ~~$\rightarrow x7 = \text{address}$~~
 $\rightarrow x6 = \text{address}$

28 march

Compiling loop statements (case/switch)

first way of writing them is RISC-V

switch	nested else if	RISC-V
switch(n) { case 0: ----; ----; break;	if(n==0){ : : }	bne x20,x0,L1 block of instructions case 0 ; : : beq x0,x0,Exit
case 1: ----; ----; break;	else if(n==1){ : : }	L1: a4lel x5,x0,1 bne x20,x5,L2 block of instructions case 1 beq x0,x0,Exit
case 2: ----; ----; break;	else if(n==2){ : : }	L2: a4lel x5,x0,2 bne x20,x5,Else block of instructions case 2 beq x0,x0,Exit
default: ----; ----; ----; }	else { : : }	Else: default case instructions Exit: -- ----

Basic Block:

sequence of instructions, that they will be implemented no matter what standing for those conditions:-

- No branches except at end
- No branch target (label) except at beginning

§2.8 Procedure calling

procedure \rightarrow function / method

procedure call:-


jump and link (jal)

procedure return:-

jump and link register (jalr)

\rightarrow jal, jalr change the value of PC

what is PC? How it changes?



each instruction
takes 4 bytes

program
counter (PC)

↳ it takes next instructions
sequentially by $(PC+4=PC)$
then takes the instruction
that refers to the order of
PC current PC

How jal and jalr work:-

RISC-V

PC

0 main: - - - -

4 - - - -

8 - - - -

12 - - - -

16 - - - -

20 - - - -


jal xt, procedural label

call average (jal)

jal do two things:-

① $(rd) = PC + 4$

← $(rd) = 16$ we'll need it



② changes PC to 120

120 average: - - - -

124 - - - -

128 - - - -

132 - - - -

134 - - - -

jalr x0, 0(xt)

return to main (jalr)

jalr do two things:-

① $(rd) = PC + 4$

$(rd) = 136$ we'll not need it

② changes PC to 16

jump and link (jal) \rightarrow unconditional control instruction
jal rd, label



x1 \equiv return address register

① linking \rightarrow (rel) = PC + 4 \rightarrow address of instruction currently executed.

② ~~just~~ jump to a label \rightarrow PC = address of instruction of label

jump and link register (jalr) \rightarrow return from procedure.
jalr rd, offset(rs1)

① linking \rightarrow (rel) = PC + 4 \rightarrow in return is not needed so x0 is used as (rel)

② jump to instruction of address
 \hookrightarrow offset + (rs1)

$$\begin{aligned} \text{PC} - \text{address} &= \text{offset} + (\text{rs1}) \\ &= 0 + (\text{rs1}) = 0 + \text{x1} \end{aligned}$$

jal for control:-

jal x0, label \equiv beq x0, x0, label

Using more registers: Stack

→ before execution, stack is empty.

→ Stack pointer

pointing at the ~~middle~~ top of stack,
and it is (x2) one of general purpose
registers. (~~pointing at next empty
location you want to fill~~)

(pointing at element, which is the last
one before the first empty location)

→ you should take care of registers used for each operation.

C code:-

```
long long int leaf_example(  
long long int g, long long int h,  
long long int i, long long int j) {  
long long int f;  
f = (g+h) - (i+j);  
return f;  
}
```

name

arguments

Body

return statement

used registers

g → x10

f → x20

h → x11

temporaries x5, x6

i → x12

j → x13

In general you can use:

- (x10 - x17): registers used for argument, 8 registers.

- return value you can use ~~x10 or x11~~
x10, or x11.

single procedure.

Leaf Procedure Example

RISC-V code:

leaf_example:

3. save on stack

```

addi sp, sp, -24  ← shifting SP down
sd x5, 16(sp)    ← SP is used as base address.
sd x6, 8(sp)
sd x20, 0(sp)

```

Save x5, x6, x20 on stack

→ you can save registers in the order of your choice.

4. procedure Body:

```

add x5, x10, x11    x5 = g + h
add x6, x12, x13    x6 = i + j
sub x20, x5, x6      f = x5 - x6
addi x10, x20, 0     copy f to return register

```

restore from stack

```

ld x20, 0(sp)       Restore x5, x6, x20 from stack
ld x6, 8(sp)
ld x5, 16(sp)
addi sp, sp, 24

```

6. return

```
jalr x0, 0(x1)      Return to caller
```




Notes-

→ any register other than parameters, and return register should be saved on stack (in this example x20, x5, x6)

because each register is 64-bit sized, so, they will need for each one 8 bytes.

→ 3 x 8 bytes
→ = 24 byte

so (SP) will be shifted down 24 bytes
This is a subtraction of the value of (SP) by (24), This is the reason of first instruction: `addi sp, sp, -24`



② Using X20 was not necessary.

We were able to save the value of (P) directly on (X10) which is the returning register that will hold value of (P) to return.

تستخدم X20 في التعليمات التي نحتاجها
لحفظ القيمة التي نريد إرجاعها

Register Usage for ~~leaf~~ leaf procedures)

7 Important notes in slide (57)

what is called the function:-
in the latest function of leaf procedure
example:-

for High-level

```
long long int main( )  
{  
    long long int z = leaf_example(5, 6, 7, 8)  
}  
  
long long int leaf_example( )  
{  
    -----  
}
```

x10 x11 x12 x13
↑ ↑ ↑ ↑
e f h i j

assembly code:-

```
addi x10, x0, 5  
addi x11, x0, 6  
addi x12, x0, 7  
addi x13, x0, 8  
jal x1, leaf_example  
addl x30, x10, x0 → returning value  
x30 → for (z)
```

Non-leaf procedure example:-

C code:

```
long long int fact (long long int n)
{
  if (n < 1) return 1;
  else return n * fact (n-1);
}
```

returns
6

How the code works:-

assuming we passed (3) to the function.

→ fact (3) ←

3 < 1 ? false

return 3 * fact (2)

2 < 1 ? false

return 2 * fact (1)

1 < 1 ? false

return 1 * fact (0)

0 < 1 ? true

return 1

① Identifying registers to use:-

- argument n in x10
- result in x10 too

Analyzing code to write RISC-V code:-

① you need to store all of these - if exist

- saved registers
- return address
- maybe (x10) depending on the code
- ↳ maybe (x10) etc

→ for non-leaf procedure example (main-call)
 ↳ [assumed.]

```

PC      main:
0       addi x10, x0, 2
4       jal  x1, fact      # 1/4 and 8/4
8       addi x30, x10, 0
  
```

Should take care about:-

- ① can determine what to save on stack in non-leaf procedure.
- ② what should happen after (jal)

main call - non-leaf example:-

PC

0 addi x10, x0, 2

4 jal x1, fact

8 addi x30, x0, x10

argument = 2

Tracking

PC: 0 4 100 132 136 100 104 108 112

116 132 136 100 ... 116 120 ... 128 140 ... 180


x1: 8 140 140 8

x10: 2 1 0 1 1 2

x6: 1 1


x30: 2

x5: 1 0 -1



Stack tracking

SP →



→


8 locations

(x1) = 8

8 locations

(x10) = 2

SP →



x1 = 8

x10 = 2


x1 = 140

x10 = 1

~~x1 = 140~~

~~x10 = 0~~

SP →



8 loc

x1 = 8

8 loc

x10 = 2


8 loc

~~x1 = 140~~

8 loc

~~x10 = 1~~

SP →




x1 = 8

x10 = 2

~~x1 = 140~~

~~x10 = 1~~

SP →




→

x1 = 8

x10 = 2

SP →



memory space ← virtual address space
program run جايد
memory space ← virtual address space

Memory layout

- static data: static & fixed size for variables.
- ↳ global pointer: static data
± offset

offset limits: $-2048 \leq \text{offset} \leq +2047$

* for 12 bits available.

- Dynamic data/heap address
- stack

Iteration vs. Recursion

Iteration code:-

compile as while loop:-

→ compiler will see the code as leaf procedure for the next implementation:-

```
long long int sum (long long int n, long long int acc)
```

```
{  
    while (n > 0) {  
        acc = acc + n;  
        n = n - 1;  
    }  
    return acc;  
}
```

(RISC-V)

```
Sum:  bge x0, x10, Exit  
      add x11, x11, x10  
      addi x10, x10, -1  
      beq x0, x0, Sum  
Exit:  add x12, x11, x0  
      jalr x0, 0(x1)
```

→ leaf, no need to save return register
→ no need to use saved registers

Byte / Halfword / Word operations (for numbers) data

→ load byte 8-bit lb rel, off(rst)
halfword 16-bit lh rel, off(rst)
word 32-bit lw rel, off(rst)
double word 64-bit ld rel, off(rst)

offset: will be sign extended to 64 (12-bit)
to be able to add to the base
register size with 64 bits

when loading 8, 16, 32, bits to the
registers, the values will be saved
at the side of least significant bits,
and rest of bytes are sign extended.

String copy Examples-

creating char A[10]

null character '\0' → ASCII = 0

string char jAT j, uA i j ←

strings d j D s A c o l ' s u a l u d ←

(This is called a null-terminated string ✓

data size for char A[], char y[]

one byte ✓

32-bit constants :-

wanna add, sub, load a constant of bigger size than 12 bits to a register occasionally for 32-bit constant.

→ Think this way &

use ↓


Load upper immediate

Lui rd, constant of at most 20 bits

Then ↓

use addi to add the rest of constant bits to register (rd)

how it works:-



leave empty to fill it with the 12 least significant bit of constant by addi

Two cases:

when 12-least sig
bit are positive signed




implement it as
usual

when 12-least
sig bit are
negative
signed:

① at stage of
first most 20
sig bit, add 1
to them, then
complete
implementation
to the end as usual

Format of lui / its own format.



Branch addressing :-

Forward branch :- (immediate is (+))
target comes after the branch.

backward branch :- (" is (-))
" " before " "

immediate = offset in halfwords.

Two ways to understand that :-

① what happens internally :-

beq x10, x10, loop → = imm

→ we'll get the target address by using imm.


target addr = PC + imm × 2

② what the immediate represent in fact :-

imm = offset in halfwords (how much of 2 bytes amount?)

from current ~~PC~~ to target PC

How Branches are compiled to machine code: SB format.



this is put here to save the sign bit in order to do sign extension / always sign bit in the same place.

first before ~~start~~ compiling the imm, multiply it by 2, by shifting left by 1 bit, for the equation

$$\text{target} = \text{PC} + \text{imm} \times 2$$

Then this goes a constant of 13 bits

→ we'll put in the format only 12 bits [12:1]

Unconditional jump-and-link addressing.

same as SB and branches. principles

immediate unit = half-words (2 bytes)
2x " " = word (4 bytes)

when transferring into machine code:-

if the imm or offset is negative.

find 2's complement of it, then, assign it to its place.

long ~~words~~ jumps and branching far away.

① lui first lui x6, 0x F20B1
② jalr second. jalr x0, x0, 04(x6)

if sign bit of offset is 0, implement it as usual.

if sign bit = 1

Some steps:-

But do the next:

~~Let~~ go to address 0x00000000 D321A800

lui x5, 0xD321A800 → not A because 800 is 1 signed.

addi x5, x5, 0x800 ① create the shift (pure)
in x5

addi x6, x0, 0xFFF ②

srti x6, x6, 32

and x5, x6, x5


② create the operand directly
with (and)

jalr x0, 0(x5) ③ → jump to address

Appendix A.5

constructing a Basic Arithmetic Logic Unit (ALU)

→ Range of signed numbers in 2's complement format is imbalanced between positive and negative numbers.



ALU → ALU sign

ALU → ^{Three} ~~two~~ inputs (A, B, m)


→ Three outputs (zero, OV, result)

any handling for extensions is done out of ALU: sign extension, unsigned-extension

When designing ALU: generate 1-bit ALU slice, then replicate 64 times

(using, And, OR, inverters, MUXes)



Half (2,2) Adder



Full (3,2) Adder


writing odd parity function in other way:

$$S = \bar{A} \cdot \bar{B} \cdot C_{in} + \bar{A} \cdot B \cdot \bar{C}_{in} + A \cdot \bar{B} \cdot \bar{C}_{in} + A \cdot B \cdot C_{in}$$



The 64-bit Ripple carry adder/subtractor

add/sub



when implementing addition:-

$$c_{in} = 0$$

$A+B$ is implemented.

→ XOR with zero:-

$$0 \oplus X = X$$

$$0 \oplus 0 = 0$$

$$0 \oplus 1 = 1$$

when implementing subtraction:-

$$c_{in} = 1$$

$$A - B = A + \bar{B} + 1$$

→ \bar{B} will be formed by

XOR gate


$$1 \oplus X = \bar{X}$$

$$1 \oplus 0 = 1$$

$$1 \oplus 1 = 0$$



→ 1 will be added

through the c_{in} input




The other design for the
Adder / Subtractor using muxes

original design



add / sub = 0
= 1

Example 2-bit adder/subtractor using MUXes



XOR of A and B is used as selection line.

→ A invert, B invert

① when having value 0, use a_i and b_i as are


② when having value 1, invert both a_i and b_i

→ Mux of operation

→ 4-to-1 mux


→ 4 inputs, 1 output

same operation / selection line of 2^t for each slice.



same Binvert Ainvert for each slice

cout of adder of slice 0 is cin of adder of slice 1 and so on for all slices.




How to implement (bne, beq)

→ use (a-b) the compare result
with (0)

to know if result is 0 or not

use NOR gate.

↳ connect $R_0 \rightarrow R_{63}$ with Nor gate
if only 1 bit was (1), the result is
not zero, then ($a \neq b$)



Set if less than (SLT) implementation:-

① How the final result is performed

→ note that all bits of this instruction result are going to be (0) except the least significant bit, which may be (1), and is (P₀)

→ Hence:- all bits (all results are set to ground starting from P₁ ending up with P₃)
→ P₀ ~~and~~ is left free to be set by the hardware element while implementing instruction.

② But how internally is that done?

if instruction is `slt rd, rs1, rs2`

→ ALU uses the adder/subtractor in its design to implement (rs1 - rs2)

→ Check the result:-

*if negative (bit ALU₆₃ is 1), then rs1 is really less than rs2

*if zero/positive or zero (ALU₆₃ is 0), then rs1 is not less than rs2.

Hence:- ALU itself is used for the set (less) the wire of ⁶³ result of adder/sub (63) is connected with less0 to set it to the wanted value.

Alu design کے slices کے لیے
Alu₆₃ و Alu₀ کا

→ Alu₀: least significant Alu slice:-

- (1) has an external input ($cin \equiv c_0$)
- (2) its ($less \equiv less_0$) is connected to add/sub result of Alu₆₃


→ Alu₆₃: Most significant Alu slice:-
additional

- (1) has two ~~additional~~ outputs:

- cout of its add/sub

- output of add/sub which is connected to $less_0$ which is called (set)

if you want to design Alu slices using XOR gate too:



To understand NOR operation:

→ remember!

For all logical operations (Except NOR):

$B_{invert} = 0$, and $C_0 = X$

→ NOR: $B_{invert} = 1$, $C_0 = X$

↳ NOR: $\text{nor } rd, rs1, rs2$

↳ $(rd) = \text{not}((rs1) \text{ OR } (rs2))$

↳ apply deMorgan's law ↓

↳ $(rd) = (\text{not}(rs1)) \text{ AND } (\text{Not}(rs2))$

→ So NOR can be done without adding any new element to the ALU, just by implementing AND to inverted values of $rs1, rs2$ ✓


Then $\leftarrow A_{invert} = 1$

$B_{invert} = 1$

operation = 00 (AND)

$C_0 = X$ (don't matter)

Sum delay.



Example:-

① S_0

a_0, b_0 are ready at delay = 0
 c_0 is ready at delay = 0

XOR \equiv complex gate.

XOR delay = 2 gate delay

so in total S_0 delay = 4 gate delay.

② S_1

a_1, b_1 are ready at delay = 0

$\rightarrow c_1$ is ready at delay = 2 in parallel
with XOR of a_1, b_1 of delay = 2

\rightarrow second XOR = 2 delay.

Total delay = 4

(3) S_2

a_2, b_2 are ready at delay = 0

→ c_2 ready at delay = 4 // XOR = 2 delay
= 4 delay.

→ second XOR = 2 delay


Total = 6

Hence : S_3 delay = 8

c_4 " = 8

Carry-Lookahead Adder (CLA)

new design of FA



what is g_i (generate)


→ to find C_{out} without knowing C_{in}
necessarity

↳ carry into FA is C_{in}

what is P_i (propagate)

→ to hold the carry from input to output.

CLL



Carry Equations:-

c_1


c_2

c_3

c_4


depend on propagate, and generate

Delay of g_i and p_i



So for each carry you'll find ~~it~~
 it'll take 3 gates delay, ~~to generate~~
 1 of them goes for p_i and g_i in parallel.

C_1 logic / depending on its equation



3 gates delay in total

and so on

when FA_3 generates nothing, and propagates nothing


$$\begin{matrix} g_3 = 0 \\ p_3 = 0 \end{matrix} \rightarrow \overline{c_4 = 0}$$

→ Delay of 4-bit CLA = 5 gate delay.

→ Delay of 4-bit RCA = 8 gate delay.


16-bit design

→ (C) 16-bit RCA :-




Delay of 16-bit RCA = $16 \times 2 = 32$ gate delay.

for S_0 delays:




S_1 -



- delay of the carry = 2x its order
- delay of the ~~the~~ largest S = largest C delay

② 16-bit CLA design (#1)



Equation of C_{16} =

$$g_{15} + P_{15} g_{14} + \dots + \dots$$

$$\dots + P_{15} P_{14} P_{13} P_{12} P_{11} P_{10} P_9 P_8 P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0 C_0$$

17 inputs for one AND Gate // not practical
 17 " " " OR "

Chapter 4 // Processor

§4.1 // Introduction:

Instruction Execution:-

[1] fetch :- get the instruction from memory.
- Instruction whose address is saved in the register PC/program counter.

- Instructions are 32-bit length

[2] read registers :- get their numbers from the instruction you've got by registers (fetch)
64-bit ← - go to register file and read those registers.

[4] Access // only for ldl/scl
→ read or write

[5] * → write on destination register (rd)
↳ for R-type and ldl instructions.

* → change PC to PC+4 to move on
OR

* → change PC to target address (if needed)

§ 4.2 // logic design basics.

Edge-triggered

+ve : update when clk (0 \rightarrow 1)

-ve : " " " " (1 \rightarrow 0)

Clocking Methodology.

- The old value is the value during the clock cycle.

→ CPU Overview: -

* Control signals: - (slide 6)

1] all used multiplexers are: 2-1 muxes

- two inputs

- [one-bit] selection line

2] the input of the control unit: **Important**

The opcode coming from the instruction bits: $\text{instru}[0:7]$

3] Control signals ~~key~~ out the control: -

A] Alu operation (R-type instructions case)

B] MemWrite / MemRead (Data memory)
and they both maybe 0,0.

C] Branch, RegWrite.

Logic Design basics:-

Two types of elements in design:

[1]

Combinational

- And

- Adder

- Mux

- ALU

output is a function
of input.

[2]

Sequential.

→ [Sequential Elements] :-

Remember :-

① Edge-triggered :-


+ve → upgrade when clk (0 → 1)

-ve → ,, ,, ,, clk (1 → 0)

② what is register :- (1-bit register)

it is a FlipFlop.

③ A signal (clk)



Then clk frequency = $\frac{1}{T}$

Important:- Register with write control:-
only updates on clock edge when
write control input = 1

Topic \rightarrow Clocking methodology :-

\rightarrow Why is it important to define when to read or write?

to read $\rightarrow Q$ (current hold value)

to write $\rightarrow D$ (when write = 1, true edge)

\rightarrow to determine and have complete understanding, about when the read value is to be, the old, or new value, or a mix


* Edge triggered clocking methodology :-

[1] Q value (old) is always available during the cycle, you can read it any time.

from the beginning of clock cycle, till the end

[2] During this clock cycle, you can do any operation on your Q / Combinational operations #

Note that:- combinational logic should be finished before the end of the cycle, to be able to write the resulting value.



Process is

During the clock cycle

- implementing the combinational operations
- Q (old value) can be read any time through clock cycle.
- \rightarrow old value: value that the operations are done on.

Positive Edges:-

- contents of states can be read on (at beginning)
- writing ~~to~~ the outputs of the combinational operations to the same state element or another.

First Design
Single-Cycle CPU

→ Building Datapath

① any element needed more than once must be duplicated (No datapath resource can be used more than once per instruction)

while tracking, you'll be tracking only for one instruction

[1] Instruction Fetch:-

→ PC address is 64-bit

→ Instruction [0:31]


→ A part of fetch is to prepare (PC+4)

PC register:-

→ only changes its value on positive edge
(at the end of cycle)

→ through the cycle PC is staying the same

↓ ↑
الـ
الـ cycle الـ
الـ




R-Format Instructions

→ Two Registers operand (read)
(rs1), (rs2)

happening in Register File

take 5 bits from Instr[31:0] for each register to know which register to read.



Read Port:-


→ address $rs[5:0]$

[rs1] →

Read data 1

[rs2] → Read data 2


* we have two write ports in RF



Write Port:- ~~write data~~

↳ (write register) → (write Port)
5-bits → 64-bits



[Clocking methodology]





you still can read.

[3] load / Store Instructions

First.





Stage 1 read register operands.




Regwrite=1 → writing after calculating effective memory address and getting the wanted contents (for ld)

Stage 2 calculate address using 12-bit offset.




② ALU calculations.



Stage 3 Heaving to Data Memory

[1] Load: Read memory and update register
~~MemRead~~ (rd)
→ MemRead = 1
→ MemWrite = 0

[2] Store: Write register (rs2) value to memory
→ MemRead = 0
→ MemWrite = 1




[4] Branch Instructions.

BTA \equiv Branch Target Address.

$$\text{BTA} = \text{PC} + \begin{pmatrix} \text{sign} \\ -\text{ext} \\ \text{imm} \end{pmatrix} \times 2$$

shcp
left+1

ALU Control:-



Note:-

ALU operations only depend on function fields for (ALU operation control bits [3:0])

Internal view:-

