Problem 1. Determine whether each of the following statements is True or False:

| Statement | T/F |
| :--- | :---: |
| Timing, area and power constraints are determined during the design partition step. |  |
| HDL-based designs are technology dependent. |  |
| Transistor Re-sizing is used to remove timing violations in post-synthesis timing verification. |  |
| During fault simulation, both design errors and process-induced faults are considered. |  |
| Critical real-time systems (e.g. plane wing controller, pacemaker) require high speed and low <br> power. To achieve that, such systems are built as custom circuits. |  |

Problem 2. Answer the following short questions:
a. Given the following sequential circuit. Assume $\mathrm{t}_{\mathrm{clk}}=13 \mathrm{~ns}, \mathrm{t}_{\mathrm{fffP}}=0.5 \mathrm{~ns}, \mathrm{t}_{\text {setup }}=0.3 \mathrm{~ns}$, and $\mathrm{t}_{\text {hold }}=$ 0.5 ns. Compute the setup and hold time margins:

b. Given the following procedural blocks and assuming the current value of $\mathrm{D}_{\mathrm{A}}=0, \mathrm{Q}_{\mathrm{A}}=1, \mathrm{D}_{\mathrm{B}}=1$, and $Q_{B}=0$. What are the values of $Q_{A}$ and $Q_{B}$ after $\Delta T$ of the next positive edge of the clock:

| $\mathrm{Q}_{\mathrm{A}}=$ |
| :--- |
| $\mathrm{Q}_{\mathrm{B}}=$ |

$$
\begin{gathered}
\text { always @ (posedge clk) } \\
\mathrm{Q}_{\mathrm{A}}<=\mathrm{D}_{\mathrm{A}} ; \\
\text { always @ (posedge clk) } \\
\mathrm{Q}_{\mathrm{B}}<=\mathrm{Q}_{\mathrm{A}} \& \mathrm{D}_{\mathrm{B}} ; \\
\hline
\end{gathered}
$$

c. Without the use of any continuous assignment statements, the minimum number of always procedural blocks required to implement the following circuit in Verilog is $\qquad$

d. Which of the following RTL codes will be synthesized to the circuit given below:


| $\begin{aligned} & \text { i. } \\ & \text { always @ (*) } \\ & \text { begin } \\ & \quad \mathrm{S}=\mathrm{Q}_{\mathrm{A}}+\mathrm{Q}_{\mathrm{B}} ; \\ & \mathrm{R}=\mathrm{S}+\mathrm{C} ; \\ & \text { end } \end{aligned}$ | ii. <br> always @ (posedge clk) <br> begin $\begin{aligned} & \mathrm{S}=\mathrm{Q}_{\mathrm{A}}+\mathrm{Q}_{\mathrm{B}} ; \\ & \mathrm{R}=\mathrm{S}+\mathrm{C} ; \\ & \mathrm{Q}_{\mathrm{A}}<=\mathrm{A} ; \\ & \mathrm{Q}_{\mathrm{B}}<=\mathrm{B} ; \\ & \mathrm{Q}_{\mathrm{R}}<=\mathrm{R} ; \end{aligned}$ <br> end | ```iii. always @ (posedge clk) begin \(\mathrm{Q}_{\mathrm{A}}=\mathrm{A} ;\) \(\mathrm{Q}_{\mathrm{B}}=\mathrm{B}\); \(\mathrm{S}=\mathrm{Q}_{\mathrm{A}}+\mathrm{Q}_{\mathrm{B}} ;\) \(\mathrm{R}=\mathrm{S}+\mathrm{C}\); \(\mathrm{Q}_{\mathrm{R}}<=\mathrm{R}\); end``` | iv. | None of the above |
| :---: | :---: | :---: | :---: | :---: |

e. In the code given below, how many latches will be synthesized?


Problem 3. Given $F(A, B, C, D)$ below, answer the following questions:

$$
F(A, B, C, D)=A \bar{B} \bar{C}+\bar{A} D+C \bar{D}
$$

a. In the table below, fill in one scenario that will cause a static 1 -hazard at $\mathrm{t}=5 \mathrm{sec}$ :

| $\mathrm{t}=0 \mathrm{sec}$ | $\mathrm{t}=5 \mathrm{sec}$ |
| :---: | :---: |
| $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$ | $\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}$ |
|  |  |

b. Rewrite $F(A, B, C, D)$ to remove all static 1-hazards:

$$
F(A, B, C, D)=
$$

Problem 4. A Full adder circuit has three inputs ( $\mathrm{A}, \mathrm{B}, \mathrm{C}_{\mathrm{in}}$ ) and two outputs ( $\mathrm{S}, \mathrm{C}_{\mathrm{out}}$ ). The two-level and multi-level implementations of S and $\mathrm{C}_{\text {out }}$ are given below. Answer the questions below while taking into consideration the following assumptions:
(2 points)

- When comparing different designs, the Delay and Size metrics are considered.
- Each gate input requires two transistors.
- All gates have the same delay regardless of gate type and number of inputs.
- Inverters are ignored in Delay and Size calculation.

| Output | Two-level implementation | Multi-level implementation |
| :---: | :---: | :---: |
| S |  |  |
| $\mathrm{C}_{\text {out }}$ |  |  |

a. Which of the following statements is correct regarding the output $\underline{\mathbf{S}}$ ?
i. The delay of multi-level implementation is lower than the delay of two-level implementation.
ii. The size of multi-level implementation is smaller than the size of two-level implementation.
iii. The multi-level implementation is neither an optimization nor a tradeoff of the two-level implementation.
iv. All the above
v. None of the above
b. Which of the following statements is correct regarding the output $\underline{\mathbf{C}}_{\text {out }}$ ?
i. The delay of multi-level implementation is lower than the delay of two-level implementation.
ii. The size of multi-level implementation is bigger than the size of two-level implementation.
iii. The multi-level implementation is an optimization of the two-level implementation.
iv. The multi-level implementation is a tradeoff of the two-level implementation.
v. None of the above

Problem 5. Given $F(x, y, z)$ below, answer the following questions:

$$
F(x, y, z)=\bar{x} \bar{y} \bar{z}+\bar{x} \bar{y} z+x \bar{y} \bar{z}+x \bar{y} z+x y \bar{z}
$$

a. Using Automatic tabular optimization method (Quine McCluskey), fill in the following spaces:

- How many comparisons are needed to generate all 2-literal implicants? $\qquad$
- List all 2-literal implicants generated during the process: $\qquad$
- How many comparisons are needed to generate all 1-literal implicants? $\qquad$
- List all 1-literal implicants generated during the process: $\qquad$
$\qquad$

Show your steps clearly in here:
b. Using the iterative heuristic optimization method, one can legally expand the term $\bar{x} \bar{y} \bar{z}$ to $\bar{y} \bar{z}$. After that the function $F(x, y, z)$ becomes as follows:

$$
F(x, y, z)=\bar{y} \bar{z}+\bar{x} \bar{y} z+x \bar{y} z+x y \bar{z}
$$

Determine if the following expansion is legal and update $F(x, y, z)$ accordingly:

| Expansion | Legal? Yes/No | $\boldsymbol{F}(\boldsymbol{x}, \boldsymbol{y}, \boldsymbol{z})$ |
| :---: | :---: | :---: |
| Expand $\bar{y} \bar{z}$ to $\bar{y}$ |  |  |

Problem 6. The diagram below is for a remote control of a fan. The remote control has 3 input buttons and 2 outputs "XY" which represent the fan speed. The functionality is as follows:
(6 points)

- At reset the fan is OFF.
- When the fan is OFF and the user presses the "S" button then the fan will turn ON and the speed will be 1 by default (i.e. $\mathrm{XY}=01$ ).
- The " H " is used to increase the speed of the fan and
 "L" button is used to decrease the speed of the fan.
- The maximum speed is 2 (i.e. $X Y=10$ ), so if the user presses the " $H$ " and the speed is already 2 then nothing will happen.
- The minimum speed when the fan is ON is 1 (i.e. $\mathrm{XY}=01$ ), so if the user presses the "L" and the speed is already 1 then nothing will happen.
- When the fan is ON and the user presses the " S " button then the fan will turn off and the speed will become zero (i.e. $\mathrm{XY}=00$ ).
- If the user presses multiple buttons together, nothing should happen.
a. Complete the state transitions of the FSM of the remote control given below:

b. Which state encoding below can be used for the FSM above in order to achieve output encoding:

| i. $S_{0}=00, S_{1}=01, S_{2}=10$ | ii. $S_{0}=00, S_{1}=11, S_{2}=01$ | iii. $S_{0}=01, S_{1}=10, S_{2}=00$ |
| :---: | :--- | :--- |
| iv. $S_{0}=001, S_{1}=010, S_{2}=100$ | v. i or iv | vi. None of the above |

c. Which flip-flop would you use to reduce metastability caused by the asynchronous inputs " S ", " H ", and "L" with the highest probability:

| i. FF with setup/hold time of |
| :--- | :--- | :--- |
| 0.1 ns |$\quad$| ii. FF with setup/hold time |
| :--- |
| of 0.2 ns |$\quad$| ii. FF with setup/hold time of |
| :--- |
| 0.05 ns |

Problem 7. The HLSM below is for a multiplier ( $M=X * Y$ ) that uses repeated addition. For example, if $X=5$ and $Y=3$ then $M=5+5+5=15$. Assume than $X \geq \mathbf{0}$ and $Y \geq \mathbf{0}$.

a. Given $\operatorname{Xin}=3$ and Yin $=2$, how many cycles the system will be in the Update state? $\qquad$
b. The design above can be slightly improved by adding a new transition from Update to Done state as shown in the figure below. Fill in the missing transition conditions:

c. Choose the correct answer. The improvement given above is useful:

| i. Only if Yin $=1$ | ii. Only if Yin $=0$ | iii. If Yin $\geq 0$ | iv. If Yin $>0$ | v. None of the above |
| :--- | :--- | :--- | :--- | :--- |

d. The design can be significantly improved by merging Update and Check states as shown below. Fill in the statements necessary in the Restore state and all missing transition conditions:

e. A mealy HLSM can be used to reduce the number of states. Complete the mealy HLSM given below in order for the multiplier to work properly.
Bonus: if you implement the most efficient design, you get one extra bonus point

f. Assume that $\operatorname{Xin}=2$ and Yin $=100$. In this case, any of the above mentioned designs will need more than 100 cycles to compute the result (i.e. $\mathrm{M}=2+2+2+\ldots$ $\qquad$ $+2=200$ ) because Y is used as the counter. On the other hand, if X is used as a counter, it would have been much easier to compute the result as $\mathrm{M}=100+100=2$ which consume much less cycles. Draw a Mealy HLSM that address this issue and help you achieve the best performance based on the values of Xin and Yin.

