

## Sequential Circuit Analysis

next state  $\rightarrow A^+$  or  $A(t) = A(t+1) = D_A$   
next cycle  $\leftarrow$

Example on Analysis slide (44)

Input:  $x, y$  moore sync

$Z \rightarrow$  Output

state:  $A$  next:  $A^+$

equations:

$$Z = A$$

$$A^+ = x + y + A$$

State Inputs next state output

A	x y	$A^+$	Z
0	0 0	0	0
0	0 1	1	0
1	1 0	1	0
0	1 1	0	0
1	0 0	1	1
1	0 1	0	1
1	1 0	0	1
1	1 1	1	1

S T A R S N O T E B O O K


SUBJECT: .....

1 1

State diagram

# of states = 2 "flip flops"  
# of transitions = 2

# of inputs = 2




Mealy machine  
Mealy machine  
Mealy machine

Mealy machine  
Mealy machine  
Mealy machine

## Exercise slide (45)

(mealy)



equations:

$$A^+ = \bar{A}X \oplus \bar{B} = \bar{B}\bar{A}X + \bar{B}AX = \bar{B}(A\bar{X}) + \bar{B}\bar{A}X$$


$$= \bar{A}\bar{B} + A\bar{X} + \bar{A}BX$$

$$B^+ = B \oplus A$$

$$y = (\bar{B}\bar{A}\bar{X}) = A\bar{t} \cdot B + \bar{x}$$

next states      output

States	Inputs	A <sup>+</sup>	B <sup>+</sup>	y
A	B	X		
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	0	1
1	1	1	0	1



## Alternate State Table

الثانية للstate table هي (Alternate State Table)

### Exercise slide (51)

when no input is available  
transition without condition

Reset ← Direct input  
(active low)

وتحتاج لاحتراع الـ clock  
reset يطلب مني الـ user

111 → 110 → 101  
Unused states

مراجع (مراجع)

Reset ↗ high voltage → حفظ طباعة

↓ low voltage → حذف طباعة

## Sequential Circuit diagram

Word description  $\rightarrow$  State diagrams

Selecting flip-flop type  $\leftarrow$  State table  $\leftarrow$  State encoding

$\rightarrow$  Input equ. to FF, output equ.


memorization | E.g. design | (جذب) مفهوم

Example slide 58:

Sequence detector example (1101)

Follow the pattern 1101

states of 2 bits  
(2 D flip-flops)



- then assign the counting order or the grey code or one-hot state to (states).
- ~~then~~ create the k-maps and derive simplified equations.
- draw the diagram.

التي يصيغها في المخطط التابع

Reset

All inputs

### One-Hot state Assignment


$S_0 \rightarrow 1000$       4 bits  $\rightarrow$  4 states

$S_1 \rightarrow 0100$       4 Flip flops

$S_2 \rightarrow 0010$

$S_3 \rightarrow 0001$

Exercise slide 77



1

A B X  $A^+ B^+$  Y

0 0 0 0 0 0

0 0 1 0 1 0

0 1 0 0 1 0

0 1 1 1 0 0

1 0 0 1 0 0

1 0 1 1 1 0

1 1 0 1 1 1

1 1 0 0 1 1

## J-K Flip-Flops

J k OUT


0 0 hold


0 1 Reset

1 0 Set

1 1 toggle → ~~out~~

## Inner implementation






state الی یعنی (B, D) میتواند این دو عکس

$Q^+$  will be new state if  $\Rightarrow \underline{Q}$  will be  
 hold combination will be میتواند, میتواند  
 $(11) \leftarrow$  toggle combination will be  $(00)$

$$Q^+ = \bar{Q} \bar{J} + \bar{K} Q \quad \leftarrow \text{k-map will help}$$



sequential circuits  $\rightarrow$  design

$\rightarrow$  state diagram

$\rightarrow$  state table  $\rightarrow$   $J \ K \leftarrow Q \bar{Q}$  just  
inputs  $\leftarrow$  old states



$\rightarrow$  design

$Q + \bar{Q}$

پریمیتیو


v negative

## T Flip-Flop




$Q$	$T$	$Q^+$
0	0	0
0	1	1
1	0	1
1	1	0

$Q^+ = Q \oplus T$       XOR



JK Flip-Flop الپیشی ۱۸ مارک



لسته را بخط کر لایه که بخواه این ت و کوایکونوا

خیلی عیوب

J	K	T	Q
0	0	0	hotel
0	1	1	Reset
1	0	1	Set
1	1	1	toggle

لکن خط و نمودار  
و فرمول های آنها

$SR \rightarrow \text{Flip-Flop}$

$D \rightarrow \text{Flip-Flop}$

$JK \rightarrow \text{Flip-Flop}$

$T \rightarrow \text{Flip-Flop}$

$JK$  و  $T$  معاً لـ Analysis (Analysis) درج

$D$  Flip-Flop احتمالات معاً ~~معاً~~ ~~معاً~~

معاً كـ new state على قيمة ال舊  $old state$  أي احتمالات

لـ  $T$   $\rightarrow$  new state  $\rightarrow$  new state

Analysis procedure for any sequential circuit

- ① derive equations of new states + define inputs and old states  
✓ output

from equations find state table ✓

- ② derive state diagram from the table. ✓

[يذكر أن الرؤوس تمثل القيم الممكنة لـ states combinations

مثلاً  $0, 1, 2, 3 \leftarrow 4 \leftarrow \text{states}$  عدد الـ

merely 4 more  $\leftarrow 1 \leftarrow \text{الذين تدرك اداه}\right.$

أو  $\leftarrow 1 \leftarrow \text{conditional input}\right.$   $\leftarrow \text{transition}$

## Slide 86 Exercise

① A<sup>+</sup>  
B<sup>+</sup>  
C<sup>+</sup>

$$\text{and } y = A \oplus B \oplus C$$

$$T_A = \bar{C}$$

$$T_B = \bar{A}$$

$$T_C = \bar{B}$$



← del pulse from Z

if this is true

new states

A	B	C	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>	A <sup>+</sup>	B <sup>+</sup>	C <sup>+</sup>	y
0	0	0	1	0	1	1	0	1	0
0	0	1	0	0	1	0	0	0	1
0	1	0	1	0	0	1	1	0	1
0	1	1	0	0	0	0	1	1	0
1	0	0	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	0	0
1	1	0	1	1	0	0	0	0	0
1	1	1	0	1	0	1	0	1	1

SUBJECT: .....



it is moore design

SUBJECT: .....

Exercise: slide 87

input x

output y

states A, B  $\rightarrow$  new  $A^+$   $B^+$

$$y = \bar{B}$$


$$J_A = AX$$

$$k_A = BX$$

$$J_B = A^*$$

$$k_B = \bar{A}^*$$

A	B	X	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>	A <sup>+</sup>	B <sup>+</sup>	y
0	0	0	0	0	0	1	0	0	1
0	0	1	0	0	0	1	0	0	1
0	1	0	0	0	1	0	1	0	0
0	1	0	1	0	1	0	0	0	0
0	1	1	0	1	0	1	0	1	1
1	0	0	0	0	1	0	1	1	1
1	0	1	1	0	1	0	1	1	0
1	1	0	0	0	1	0	1	1	0
1	1	1	1	1	1	0	0	1	0



SUBJECT: .....

Exercise slide 8a

## ① Using D Flip-Flops

doing the K-maps


as the previous example

## ② J-K Flip-Flop



J = B

K = B



S T A R S N O T E B O O K

( 5 k-maps ) خارج 5 عدد واحد

$J_B$   $J_A$   $\downarrow$

$y$

$k_B$

$k_A$

$A$   $B$   $x$

$A^+$   $B^+$   $y$   $J_A$   $k_A$   $J_B$   $k_B$

0 0 0

0 1 1

0 x

1 x

0 0 1

0 0 1

0 x

0 x

0 1 0

1 0 0

1 x

x 1

0 1 1

1 1 0

1 x

x 0

1 0 0

0 1 1

x 1

1 x

1 0 1

0 0 1

x 1

0 x

1 1 0

1 1 0

x 0

x 0

1 1 1

1 0 0

x 0

x 1

you do the excitation:

G

↓

0  $A^+$   $J_B$   $\leftarrow$  0  $k_A$   $A$  فتح

$J_A$   $k_A$

hold

0 0

so it is put

reset

0 1

0 x, and

x means, k counted

be 0 or 1

a T A R S N O T E B O O K

حلك اول طراد طردد مخرج دشوارم

$Q$	$Q^+$	$J$	$k$
-----	-------	-----	-----

0	0	0	x
---	---	---	---

0	1	1	x
---	---	---	---

1	0	x	1
---	---	---	---

1	1	x	0
---	---	---	---

excitation table

[رسيدا جسم ال واب]

$Q^+ \rightarrow Q$  اى اى عارق

$\rightarrow A_{\text{Pterg}}(y)$  k-map

$$y = \overline{B}$$

$\rightarrow J_A$  k-map  $\rightarrow$   $\overline{A} X$  مدخل دخل

$$J_A = B \quad \text{don't care}$$

$\rightarrow K_A$  k-map

$$K_A = \overline{B}$$

S T A R S N O T E B O O K

$\rightarrow J_B$  k-map

$$J_B = \bar{X}$$

$\rightarrow K_B$  k-map

$$K_B = \bar{A}\bar{X} + AX \rightarrow \text{this is an } \underline{\text{XNOR}}$$

③ Now implementing it with T Flip-Flop

A	B	X	$A^+$	$B^+$	Y	$T_A$	$T_B$
0	0	0	0	1	1	0	1
0	0	1	0	0	1	0	0
0	1	0	1	0	0	1	1
0	1	1	1	1	0	1	0
1	0	0	0	1	1	1	1
1	0	1	0	0	1	1	0
1	1	0	1	1	0	0	0
1	1	1	1	0	0	0	1

Two Flip-Flops

$\rightarrow Y$  k-map


$$Y = \bar{B}$$


$\rightarrow T_B$  k-map

$$T_B = \bar{X}B + \bar{A}\bar{X} + ABX$$

$\rightarrow T_A$  k-map

$$T_A = \bar{A}B + A\bar{B} \rightarrow \text{XOR between } A \text{ and } B$$






SUBJECT: .....

## chapter 7

New chapter : Registers and Registers  
Transfers

Registers  $\rightarrow$  Storing data  
(Array of flip-flops)



to write or load

to read the  
output

## [Clock Gating]

→ Using an OR gate between  
inverted value of [local] and  
the clock


!! it causes a clock skew problem

## [Registers with Local-controlled Feedback]

Using multiplexers to do the selection


SUBJECT: .....

Register to read and write only  $\leftarrow$  1S  $\rightarrow$  **أول دفع مدخل**  
and local-controlled:



Shift Registers  $\rightarrow$  it can be  
local-controlled or net.

① Not local-controlled  $\rightarrow$  towards Most Significant Bit



## ② Parallel load shift Register

you can decide what to do, to ~~load~~, to shift or to stop ~~shifting~~ or shifting (no change case)

loading → read case (parallel load)

Using muxes → no change

shift

2 controllers on selection line of the mux

- Local
- shift

Shift local

operation

0 0

no change

0 1

parallel - local (read values.)

1 X

do shifting  $Q_0 \rightarrow Q_3$






or  $Q_3 \rightarrow Q_1$

depending on the case

## High-level

muxes [ shift -  
controllers local - ]

clock >



### ③ Bidirectional shift Register

you can

→ write

→ shift in both sides based on mux condition

→ you can stop all operations

truth table?

Shift local

0 0

no change

it takes left serial  
input to start shifting

0 1

shift down ( $Q_0 \rightarrow Q_3$ )

state's inc

1 0

Shift up ( $Q_3 \rightarrow Q_0$ )

1 1

it takes right serial  
input to start shifting

you'll use 4:1 mux

and the design is then ~~done~~ done

as the previous example

## Counters

→ it can count up

→ " " " down

→ " " " through other fixed


sequences.

We study Synchronous counters.

You will design any counter the way you make designs in chapter 5

→ state diagram [if it starts with englis]


→ state table →



→ k-maps → equations

put in flip-flops, with number defined by number of states

you can do one more thing if mentioned  
[parallel load controlling]



SUBJECT: .....

→ 4 Bit counter with parallel load:  
( $\rightarrow$  4 states  $\rightarrow$  4 Flip-Flops)

use 2:1 mux for each Flip-Flop

load 0  $\rightarrow$  stop moving

load 1  $\rightarrow$  keep moving

→ Synchronous Counter with an Arbitrary Sequence

don't cares  $\oplus$  always uses all combinations!!