

Sequential Circuit Analysis

next state $\rightarrow A^+$ or $A(t) = A(t+1) = DA$
next cycle \leftarrow

Example on Analysis table (44)

Input: x, y

more sync

Z : Output

state: A next: A^+

equations?

$$Z = A$$

$$A^+ = x \oplus y \oplus A$$

State	Inputs		Next state	output
A	x	y	A^+	Z
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Exercise slide (45)

(mealy)

input: x

output: y

states: A, B

المخرج
المدخل

المخرج

equations:


$$A^+ = \bar{A}x \oplus \bar{B} = \bar{B}\bar{A}x + B\bar{A}x = \bar{B}(A\bar{x}) + B\bar{A}x$$

$$= \bar{A}\bar{B} + A\bar{x} + \bar{A}Bx$$

$$B^+ = B \oplus A$$

$$y = (\bar{B}\bar{A}\bar{x}) = A + B + x$$

states		Inputs	next states		output
A	B		A ⁺	B ⁺	
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	1	1	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	0	0	1



Alternate State Table

ان کے لیے الٹا State Table دیا جائے گا

Exercise slide (5.1)

when no input is available:
transition without condition

Reset ← Direct input
(active low)

دوسرے بائیں والے clock کے ساتھ ساتھ
user کے پاس reset

111 → 110 → 101
Unused states

Reset } → high voltage →
 } → low voltage →

Sequential Circuit diagram:

Word description \rightarrow state diagrams

selecting flip-flop type \leftarrow State table \leftarrow state encoding

\rightarrow Input equ. to FF, output equ.


معماری الکترونیکی (دانشگاه تهران) design of sequential circuits

Example slide 58:

Sequence detector example (1101)

Follow the pattern 1101

states of 2 bits
(2 D flip-flops)



→ then assign the counting order or the grey code or one-hot state to (states)

→ ~~write~~ create the k-maps and derive simplified equations

→ draw the diagram

سنتیم بچینا ساری ال ک-ماپ ال کما ال circuit

Reset ال

One-Hot state Assignment


$S_0 \rightarrow 1000$ \rightarrow 4 bits \rightarrow 4 states

$S_1 \rightarrow 0100$ 4 Flip flops

$S_2 \rightarrow 0010$

$S_3 \rightarrow 0001$

Exercise slide 77



A	B	X	A ⁺	B ⁺	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	1

J-K Flip-Flops

J	k	OUT
---	---	-----

0	0	hold
---	---	------


0	1	Reset
---	---	-------

1	0	Set
---	---	-----

1	1	toggle
---	---	--------

Q₁ Q₂

Inner implementation



Q	\bar{J}	K	Q^+
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Hold

toggle

hold

toggle


state اعتبره كأنه جزء من B, A اعتبره ال state

Q⁺ ال new state ال Q ال old

hold combination ال (0, 0), (0, 1), (1, 0), (1, 1)

(1, 1) ← toggle combination ال (0, 0)

$$Q^+ = \bar{Q}\bar{J} + \bar{K}Q \leftarrow \text{K-map ال حسب}$$



sequential circuits design دوائر تسلسلية

↳ state diagram

↳ state table → \bar{Q} to inputs ← Q احوال قديمه

↳ design.


↓
 Q^+ احوال جديد
 الى احوال قديمه
 ✓

T Flip-Flop


T	
0	hold
1	toggle

دنبه ال D ← درنگه
 → input ال flip-flop.

بسه جلف التغير باق




state diagram




<u>Q</u>	T	<u>Q⁺</u>
<u>0</u>	0	0
<u>0</u>	1	1
<u>1</u>	<u>0</u>	1
<u>1</u>	1	0

$Q^+ = Q \oplus T$

XOR



آؤ ممكنة! استعمال JK Flip-flop



ليس زائدة، لأنه هو صفحة الـ 0 و 1 يكونوا
خالفين

	J	K	
<u>T=0</u> ←	0	0	hold
	0	1	Reset
	1	0	set
<u>T=1</u> ←	1	1	toggle

لكن الطريقة
الاولى افضل

Analysis procedure for any sequential circuit ✓

① derive equations of

- ✓ new states + define inputs and old states
- ✓ output

from equations find state table ✓

② derive state diagram from the table ✓

تذكر انه الـ states الـ combinations
باعتبار كل حسب

عدد الـ states ← اذا 3 ← 8 دونه مثلاً

← بعدين كبر اذا هو Moore او mealy.

← بتذكر اذا هي input transition
conditional او لا

Slide 86 Exercise

① A^+
 B^+
 C^+

But there is first T_A they control
 T_B which values
 T_C A^+, B^+, C^+ will
store.

$$\text{and } y = A \oplus B \oplus C$$

$$T_A = \bar{C}$$

$$T_B = A$$

$$T_C = \bar{B}$$

← do calculation


in data bus

new states.

A	B	C	T_A	T_B	T_C	A^+	B^+	C^+	y
0	0	0	1	0	1	1	0	1	0
0	0	1	0	0	1	0	0	0	1
0	1	0	1	0	0	1	1	0	1
0	1	1	0	0	0	0	1	1	0
1	0	0	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	0	0
1	1	0	1	1	0	0	0	0	0
1	1	1	0	1	0	1	0	1	1

SUBJECT:

Reset



it is moore design

Exercise: slide 87

input x

output y

states $A, B \rightarrow$ new $A^+ B^+$

$$y = \bar{B}$$


$$J_A = AX$$

$$K_A = BX$$

$$J_B = A^{\neq}$$

$$K_B = \bar{A}^{\neq}$$

A	B	X	J_A	K_A	J_B	K_B	A^+	B^+	y
0	0	0	0	0	0	1	0	0	1
0	0	1	0	0	0	1	0	0	1
0	1	0	0	0	0	1	0	0	0
0	1	1	0	1	0	1	0	0	0
1	0	0	0	0	1	0	1	1	1
1	0	1	1	0	1	0	1	1	1
1	1	0	0	0	1	0	1	1	0
1	1	1	1	1	1	0	0	1	0




more ✓

Exercise slide 84.

① Using D Flip-Flops

doing the k-maps.
as the previous example.

② J-k Flip-Flop ← *جواب* Flip-Flops



لازم الحبر 5 مدارات (5 k-maps)

J_B J_A
 K_B K_A

A	B	X	A^+	B^+	y	J_A	K_A	J_B	K_B
0	0	0	0	1	1	0	X	1	X
0	0	1	0	0	1	0	X	0	X
0	1	0	1	0	0	1	X	X	1
0	1	1	1	1	0	1	X	X	0
1	0	0	0	1	1	X	1	1	X
1	0	1	0	0	1	X	1	0	X
1	1	0	1	1	0	X	0	X	0
1	1	1	1	0	0	X	0	X	1

you do the excitation:

\bar{J}_A K_A \bar{J}_B K_B \bar{J}_C K_C

hold
reset

\bar{J}_A K_A
 0 0
 0 1

or so it is put
 0 X, and
 X means, k could
 be 0 or 1

$\rightarrow J_B$ k-map

$$J_B = \bar{x}$$

$\rightarrow K_B$ k-map

$$K_B = \bar{A}\bar{x} + Ax \rightarrow \text{this is an XOR}$$

③ Now implementing it with T Flip-Flop

A	B	X	A^+	B^+	Y	T_A	T_B
0	0	0	0	1	1	0	1
0	0	1	0	0	1	0	0
0	1	0	1	0	0	1	1
0	1	1	1	1	0	1	0
1	0	0	0	1	1	1	1
1	0	1	0	0	1	1	0
1	1	0	1	1	0	0	0
1	1	1	1	0	0	0	1







Two Flip-Flops

→ Y k-map
 $Y = \bar{B}$

→ T_B k-map
 $T_B = \bar{X}\bar{B} + \bar{A}X + ABX$

→ T_A k-map


$T_A = \bar{A}B + A\bar{B} \rightarrow$ XOR between A and B



chapter 7

New chapter: Registers and Registers Transfers

Registers \rightarrow Storing data
(Array of flip-flops)



to write or load

to read the output

[Clock Gating]


→ using an OR gate between
inverted value of [local] and
the clock

!! it causes a clock skew problem

[Registers with Local-Controlled Feedback]

Using multiplexers to do the selection


Register to read and write only ← !
and load - controlled.



Shift Registers \rightarrow it can be **1? كافي نوع مهم**

load-controlled or not

① Not load-controlled \rightarrow towards Most Significant Bit



② Parallel load shift Register

you can decide what to do, to ~~read~~ ^{write}, to shift or to stop ~~loading~~ or shifting (no change case)






Using muxes \rightarrow read case (parallel load)
 \rightarrow no change
 \rightarrow shift

2 controllers on selection line of the mux

- Load
- shift

Shift	load	operation
0	0	no change
0	1	parallel load (read values)
1	X	do shifting $Q_0 \rightarrow Q_3$ or $Q_3 \rightarrow Q_0$ depending on the case

High-level



③ Bidirectional shift Register

you can

→ write ✓

→ shift ✓ in both sides based on mux condition

→ you can stop all operations.

truth table?

Shift	load	
0	0	no change
0	1	shift down ($Q_0 \rightarrow Q_3$)
1	0	Shift up ($Q_3 \rightarrow Q_0$)
1	1	

it takes left serial input to start shifting

state is $\{Q_3, Q_2, Q_1, Q_0\}$

it takes right serial input to start shifting

you'll use 4:1 mux

and the design is then done as the previous example.

Counters


- it can count up
- " " " down
- " " " through other fixed sequences

We study Synchronous Counters.

you will design any counter the way you make designs in chapter 5

→ state diagram [if it starts with english]

→ state table



→ k-maps → equations

put in flip-flops, with number defined by number of states.

you can do one more thing if mentioned [parallel load controlling]

→ 4 Bit counter with parallel load.
(\rightarrow 4 states \rightarrow 4 Flip-Flops)

use 2:1 mux for each Flip Flop

load 0 \rightarrow stop moving

load 1 \rightarrow keep moving

→ Synchronous Counter with an Arbitrary Sequence

don't cares \rightarrow ~~all possible~~ all combinations of