

12-10-2020


chapter 1: computer Abstractions & Technology

\* progress in computer technology supported by

\* Moore's Law \*

\* Design for Moore's Law go

→ Transistor :   
 per chip



More transistor → More gates → More (CPU)

# every 18 months numbers of transistors Double.

↳   
 Transistors

\* classes of computers

1] personal computer

↳ general purpose

↳ subject to cost / performance tradeoff

2] server computers

↳ Network based

↳ High capacity , performance , reliability

↳ Range from small size to big size.



### 3] Super computer

تقوى حديد

• L → "تقوى حديد"

High-end scientific and engineering calculations

• L → تقوى حديد

تقوى حديد

• L → High capacity but represent small fraction of overall computer market

### 4] embedded computers :

تقوى حديد

• L → Hidden components

تقوى حديد

• L → High performance cost constraints

تقوى حديد

### \* The post pc era

#### 1] personal Mobile Device

• Battery operated

• connects to internet

ex:- smart phones

• Hundred of Dollars - tablets

#### 2] cloud computing

• software as service

• warehouse Scale computers (WSC)

تقوى حديد

computer

EX:- Amazon and google




Understanding performance :-

- 1) Algorithm → numbers of operations executed  
↳ *algorithm*
- 2) programming language, compiler, architecture  
↳ Determine number of Machine instructions executed per operations
- 3) processor & memory system  
↳ Determine how fast instructions are executed
- 4) I/O system (including OS)  
(input/output) system

section 1.2 ⇒ Use abstraction to simplify Design.

- ↳ Represent the Design at Multiple Level such that low-level details are hidden
- ↳ increase productivity for computer architects and programs



cpu → Time = 90 x 2 + 10 x 20 = 380 ns

cpu<sub>1</sub> → Time = 90 x 1 + 10 x 18 = 270 ns

cpu<sub>2</sub> → Time = 90 x 2 + 10 x 1 = 280 ns



### \* performance via parallelism

→ تحسين الأداء بتقسيم المهام عن طريق تقسيمها  
الامراء ووجوب run in parallel

→ على التوازيه يقل الزمن (م اذا فرغ منى ما يقرب  
باقى الامراء)

### \* performance via pipelining

→ التنفيذ على مراحل  
كل ما تم انجازه مرحله وفروع على المرحلة الاكبر  
من قدر فزح تستخدم للمرحلة الاكبر قبل

مثال عليها :- الجسر الحجري في عسلية (فهد المرفق)

### \* performance via prediction



→ تستخدم التنبؤ  
IP (condition)  
↓

\* نسبة النجاح < 50% لا  
" " > 50% خاطئه وليه لا انا

\* better ask for forgiveness  
than ask for permission


### \* Hierarchy of memories

→ سرعة الكمبيوتر بحدة سرعة الذاكرة





ال Cash ← size ، speed ، cost  
 Main Data ← size ، speed ، cost




↓ size ↑ speed ↓ cost ↓

\* Depedability via redundancy.

← البكر ان ...  
 في الذاكرة و ...  
 ناتج

section 1.3



\* Application software is written in high-level language (HLL)

- ↳ Improved productivity
- ↳ programs become independent from hardware.



\* system software  
1) compiler → translate  
2) operating system → service code

\* Hardware  
↳ processor, memory, I/O controller

### Levels of program code

1] High-level language :  
provides for productivity & portability.

2] Assembly language :: Textual representation  
of instruction.

3] Hardware representation ::  
\* Binary Digits  
\* encoded instruction & Data

19-10-2020

### Components of computers

\* same components for all kind of computer

\* five component :: input / output / memory /  
data path and control

\* Data path + control = CPU



\* Input / out put Devices

↳ user - interface Devices

Mouse و keyboard use

↳ Storage Devices :- Hard disk

↳ Data و digital pictures

↳ Network adapters :- الشبكة

\* one of very important Input / out put Devices is LCD (Liquid crystal display) screen :

↳ To Display images (pixels)

pixel ← كل صورة تتكون من عدة بيكسلات

(pixels) ← الصورة الواحدة تحت صيغة من 1 و 0

و تسمى bit map

\* Size of Bit map is based on: 1) screen size  
2) resolution

• 1024 x 786 to 2048 x 1536

\* Hardware support for graphics.

↳ Frame buffer ← to ~~reside~~ store the bit map for the image to display

← المنطقة التي يوجد فيها صورة الصورة (Frame buffer) ←



# Touch screen:

- ↳ post PC device
- ↳ ~~replaces~~ ~~keyper~~ ~~supersedes~~ keyboard & mouse
- ↳ Resistive & (capacitive) types
  - ↳ allow multiple touches simultaneously.

## \* Inside The (cpu)

- Datapath
  - ↳ performs operations on Data (Data) (like  $add$ )
- control
  - ↳ sequences data path & memory (CPU):  $ipib$  ←
- cach memory

↳ small fast SRAM for immediate access to data

جای داده (cpu) را جای cach را داده های \*

A safe place for Data (1)

- Volatile main memory :: جای داده را  $ipib$  ←
- ↳ DRAMs : Dynamic Random access memory جای  $ipib$  ←



• Non-volatile secondary memory ::

تخزين  
بيانات  
Data

↳ Magnetic disk

↳ Flash memory in PMD

↳ optical disk (CDROM, DVD)


### A safe place for Data (2)

↳ DRAM

↳ Magnetic Disk  
HDD

↳ Flash  
SSD


لأنه لا يمكن أن نعرف متى هو الأبطأ بينهم



\* Network communication

شبكات الحاسوب الإلكترونية

\* Defining performance.



### Response Time and Throughput

↳ Response or ~~exh~~ execution

الوقت المستغرق لتنفيذ المهمة

↳ Throughput

← عدد الوثائق التي عملتها في  
وقت معين



# Relative performance:

\* Define performance =  $\frac{1}{\text{execution time}}$ .

"X is n times faster than Y"

↳ performance x / performance y  
= execution time y / execution time x = n

example:- time taken to run a program

A = 10s  
B = 15s

sol:-  $\frac{\text{execution time B}}{\text{execution time A}} = \frac{15s}{10s} = 1.5$

∴ A is 1.5 times faster than B

↳  $\frac{\text{performance A}}{\text{performance B}} = \frac{\frac{1}{15}}{\frac{1}{10}} = \frac{10}{15} = \frac{2}{3}$

21-10-2020

## Measuring execution time.

\* elapsed time ←

هذا الوقت يشمل كل شيء  
← (الوقت الذي نحتاجه البرامج داخل ال CPU  
العملية I/O أو processing  
و idle time)

↳ system performance =  $\frac{1}{\text{elapsed time}}$ .



\* CPU Time (10ns)

"الوقت الذي يقضيه البرنامج وهو يقضي داخل ال CPU"

system: user CPU time (7ns)


time (3ns)

↳ OS ال CPU ال التأجيل

$$\text{CPU performance} = \frac{1}{\text{user CPU time}}$$

\* CPU clocking

↳ operation of digital hardware governed by a constant-rate clock



$$c = a + b$$

$$D = c \% e$$

syntax call x

\* تستخدم ال cycle في ان افترق الزمن

$$\text{clock cycle time} = \text{clock period} = 250 \text{ ps} \cdot 10^{-2}$$

clock frequency (rate): cycle per second

$\frac{1}{f}$

$$\text{cpu time} = \text{cpu clock cycles} \times \text{clock cycle time}$$

$$= \text{cpu clock cycles} \times \text{clock Rate}$$

To improve your ~~cpu~~ performance  $\rightarrow$   $\frac{\text{time}}{\text{cycle}}$

الوقت في cpu clock  $\rightarrow$   $\frac{\text{time}}{\text{cycle}}$

clock cycle  $\rightarrow$  time

available cycle  $\rightarrow$   $\frac{\text{cycles}}{\text{time}}$

\* example of cpu Time:

$\rightarrow$  computer A = 2GHz clock, 10s cpu time

$\rightarrow$  Designing computer B

• Aim for 6s cpu time

• can do faster clock, but causes 1.2 x clock cycle  
 $A \times B \leftarrow$  clock cycle B =  $[1.2 \times 10^9]$

$\rightarrow$  How fast must computer B clock be?

solution:

$$\text{cpu time}_A = \text{cpu clock cycle} / \text{clock Rate}$$
$$10 = ? / 2 \times 10^9$$

$$\text{clock cycle}_A = 20 \times 10^9$$



$$\text{clock Rate } B = \frac{1.2 \times 20 \times 10^9}{6s} - \frac{24 \times 10^9}{6s} = 4 \text{ GHz}$$

### [Instruction Count & CPI]

- clock cycles = instruction count  $\times$  cycles per instruction

- cpu time = instruction count  $\times$  CPI  $\times$  clock cycle time

$$= \frac{\text{instruction count} \times \text{CPI}}{\text{clock Rate}}$$

∴ instruction count is affected by  
algorithm (A)  
ISA (C)  
compiler (R)

- \* Average cycle per instruction
- ↳ Determine by CPU Hardware.
- ↳ Different CPU have different instruction  
(Average CPI affected by instruction Mix)

example:

A → cycle time = 250ps

CPI = 2.0

B → cycle time = 500ps

CPI = 1.2

} same ISA & computer.

which is faster & by how much?

$$\text{cpu time}_A = \text{instruction count} \times \text{CPI}_A \times \text{cycle time}_A$$

$$1 \times 2.0 \times 250 = 1 \times 500 \text{ ps}$$

A is faster. ↔

$$\text{cpu time}_B = 1 \times 1.2 \times 500 = 1 \times 600 \text{ ps}$$

$$\text{cpu time}_B = \frac{1 \times 600}{1 \times 500} = 1.2$$

$$\text{cpu time}_A = 1 \times 500$$



\* If different instruction classes take different numbers of cycles

$$\text{clock cycle} = \sum_{i=1}^n (\text{CPI} \times \text{instruction count}_i)$$

\* weighted Average CPI

$$\text{CPI} = \frac{\text{clock cycle}}{\text{instruction count}} = \sum_{i=1}^n (\text{CPI}_i \times \frac{\text{instruction count}_i}{\text{instruction count}})$$

relative frequency

\* Alternative compiled code sequences using instruction in classes A, B, C

classes	A	B	C
CPI per class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

sequence 1: IC = 5

$$\text{clock cycle} = 2 \times 1 + 2 \times 1 + 2 \times 3$$

$$= 10$$

$$\text{Avg CPI} = 10/5 = 2.0$$

sequence 2: IC = 6

$$\text{clock cycle} = 4 \times 1 + 1 \times 1 + 1 \times 3$$

$$= 9$$

$$\text{Avg CPI} = 9/6 = 1.5$$

\* Same ISA & same compiler = same  $I_c$  & same  $I_i$

\* same Hardware = same  $T$  or same  $F$  & same  $CPI_i$

\* same ISA & same compiler & same hardware  
 same  $T$  same  $F$  & same  $CPI_i$  & same  $I_c$

The same  $I_c$  &  $I_i$  are related costs  $CPI_i$

example: two compiled sequence of the same program are given below

↓  
 gives the instruction of each type / the table gives the  $CPI_i$

	A	B	C		A	B	C
seq-1	1	2	4	CPI	1	2	3
seq-2	2	P	2				

Given the two sequences running on the same computer, what is the number of instruction of type B in seq-2 that will make seq-1 two time faster than seq-2?

$$\frac{CPI_{time2}}{CPI_{time1}} = 2 \Rightarrow CPI_{time2} = I_{c2} \times CPI_i \times T$$

$$CPI_{time1} = (\sum I_{c1} \times CPI_i) \times T$$

$$(2 \times 1 + P \times 2 + 2 \times 3) \times T$$

$$2 + 2P + 6$$

$$(8 + 2P) \times T$$



$$\frac{C_{p4} \text{ Time}_2}{C_{p4} \text{ Time}_1} = 2 = \frac{(2 + P_{v2} \times T)}{17 \times T}$$

$$C_{p4} \text{ Time}_1 = I_{c1} + C_{PI, \text{avg}} \times T$$

$$= (\sum I_{c1} \times C_{PIi}) \times T$$

$$= (1 \times 1 + 2 \times 2 + 4 \times 2) T$$

↑ performance Summary

$$C_{p4} \text{ Time} = I_c \times C_{PI, \text{avg}} \times C$$

Instruction
clock cycles
second  
program
instruction
clock cycle

- Depends:
- 1) program language
  - 2) algorithm
  - 3) compiler
- affects I & CPI

↳ ISA : affects  $I_c$ , CPI & clock period

↳ Microarchitecture design : affects CPI

↳ Hardware implementation and technology : affects clock period ( $T_c$ )

\* cost / performance is improving

\* Hierarchical layer of abstraction (in both Hardware & software)

\* execution time : The Best performance measure



## chapter 2 instructions : language of the computer

ISA

↳ Instruction represent of the computer language.  
every computer language has → instruction set  
vocabulary

↳ Different computers have different instruction set

↳ All computers are constructed from hardware technology based on similar underlying principles

\* RISC: Reduce Instruction set computer

(Fixed length, fast execution, simple functionality)  
32 bit  
64 bit

\* CISC: complex instruction set computer

(variable length, slow execution, complex functionality)

☒ Famous commercial ISA

↳ MIPS ← Designed since the (1980)s (RISC)

↳ ARM ← Designed since (1985) (RISC)

more than 14 billion chips with ARM processor  
(The most popular instruction set in the world)

↳ intel x86 (CISC) ← which power both the pc and



## The RISC-5 Instruction set.

↳ open ISA

↳ similar FAs have large share of embedded  
§ core market

\* (RISC-5) has three design principles

### IC Risc > ICCisc

Fixed length

variable length

Simple functionality

complex functionality

Fast execution

slow execution.

### Arithmetic operation

↳ each arithmetic instruction performs only one operation and must always have exactly three operands.

Two: source & one destination:

add a, b, c # a = b + c

Destination ←      Sources

\* All arithmetic operation have this form

[eg] we want to add four numbers (b, c, d and e)

add a, b, c

add a, a, d

add a, a, e

↳ Three instructions are needed

$$a = b + c + d + e$$



- \* Design principle 1: simplicity favors regularity
- Regularity makes implementation simpler
- simplicity enables higher performance at lower cost.

\* C code ::

$$P = (g+h) - (i+j)$$

↳ compiled RISC-V code.

```
add t0, g, h          // temp = g+h
add t1, i, j          // temp t1 = i+j
sub P, t0, t1         // P = t0 - t1
```

البرمجة البسيطة تفضل الانتظام

```
P = (g+h) - i - j    ← add f, g, h
                      sub P, P, i
                      sub P, P, j
```

### 2.3 Register operands

↳ Arithmetic instructions use register operands

RISC-V has a 32x 64-bit register file.


↳ use for frequently accessed data.

↳ 64-bit data is called "doubleword"


↳ 32x 64 bit general purpose registers x0 to x31

\* 32 bit data called "word"





The value of D will be stored in 64-bit register



register File (RF)

SIZE = 32 x 64 bit

X31
X30
⋮
X1
X0

← 64-bit →



- 8-bit = byte
- 32-bit = word
- 64-bit = Double word


16bit = 1 half word

\* Design principle 2: smaller is faster  
 ↳ variable in HLL are unlimited while there are only 32 registers in RISC-V

RISC-V → instructions are 32-bit wide

↳ Data is 64-bit wide

add a, b, c



\* Design must balance the need for more registers by the programmer and the desire to keep the clock rate fast

\* Number of registers also affect the number of bit it would take to represent a specific register in the instruction format

### [RISC-V Registers]

x0 ← The constant value.

x12 - x17

x1 ← return address

x2 ← stack pointer

x3 ← global pointer

x4 ← thread pointer

x5 - x7 ← temporaries

x8 ← frame pointer

x9, x18 - x27 ← functions arguments / results

x10 - x11 ← " "