

Instructions: Time 70 minutes. Open book and notes exam. No electronics. Please answer all problems in the space provided and limit your answer to the space provided. There are six problems and each problem is for 5 marks. **No questions are allowed.**

<Good Luck>

P1. For the RISC-V code shown below, perform code scheduling and register renaming to avoid stalls on the five-stage pipeline and to eliminate name and output dependencies. Use registers x0 through x31.

Original Code		Scheduled Code	
ld	x2, 0(x1)	<u>Solution</u>	
add	x2, x3, x2	ld	x2, 0(x1)
sd	x2, 24(x1)	ld	x11, 16(x0)
ld	x3, 16(x0)	add	x10, x3, x2
add	x3, x2, x4	sd	x10, 24(x1)
sd	x3, 32(x1)	add	x12, x10, x4
		sd	x12, 32(x1)

P2. You need to evaluate the cost and performance of adding a dynamic branch prediction to a processor. Assume that this processor has a CPI of 1.5 when perfect branch prediction is used. You are considering using a 2-bit BHT indexed by 11 bits of the branch address with 90% branch prediction accuracy.

- a) What is the CPI that will be achieved using this predictor assuming the frequency of branch instructions is 20%, no stall cycles for correct predictions, and branch miss-prediction penalty of 10 cycles?

Solution:

Average miss-prediction stall cycles = Branch Frequency × Miss-prediction rate × Miss-prediction Penalty

$$= 0.20 \times 0.10 \times 10 = 0.20 \text{ cycles}$$

$$\text{CPI} = \text{Ideal CPI} + \text{Avg branch stall cycles} = 1.5 + 0.2 = 1.7$$

- b) What is the size of this predictor in total memory bits?

Solution:

Predictor Size = BHT height × BHT width

$$= 2^{11} \times 2 = 4 \text{ Kbits}$$

P3. Assume that the following code sequence is executed by a double-issue speculative pipelined processor. This processor uses reservation stations, common data buses, and reorder buffer. The fetch stage takes one cycle and the issue stage takes one cycle. The integer/branch latency is 1 cycle and the load latency is 2 cycles (1 cycle for address calculation and 1 cycle for data memory access). The processor has one address calculation unit, one memory access unit, one integer ALU unit, and one branch unit. Using the multi-cycle pipeline diagram below, specify the execution of these instructions in this processor pipeline. Assume that the branch is incorrectly predicted as a taken branch and the store instruction generates an exception.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
ld x2,0(x1)	<i>F</i>	<i>I</i>	<i>A</i>	<i>M</i>	<i>W</i>	<i>C</i>									
ld x3,0(x2)	<i>F</i>	<i>I</i>				<i>A</i>	<i>M</i>	<i>W</i>	<i>C</i>						
add x4,x2,x3		<i>F</i>	<i>I</i>						<i>E</i>	<i>W</i>	<i>C</i>				
beq x4,x0,8		<i>F</i>	<i>I</i>								<i>E</i>	<i>W</i>	<i>C</i>		
sd x4,0(x10)														<i>F</i>	<i>I</i>
ld x6,12(x1)			<i>F</i>	<i>I</i>	<i>A</i>	<i>M</i>	<i>W</i>						<i>n</i>	<i>F</i>	<i>I</i>

P4. Find the average memory access time of a memory hierarchy with the following specifications.

Memory Level	Hit time	Miss rate
L1 cache	2 cycle	10.0%
L2 cache	10 cycles	5.0%
L3 cache	30 cycles	2.0%
Main memory	500 cycles	0%

The solution is:

$$AMAT_{L3} = 30 + 0.02 \times 500$$

$$= 40 \text{ cycles}$$

$$AMAT_{L2} = 10 + 0.05 \times 40$$

$$= 12 \text{ cycles}$$

$$AMAT_{L1} = 2 + 0.10 \times 12$$

$$AMAT = 3.2 \text{ cycles}$$

P5. Draw a two-way associative cache with the following specifications: size = 64 KB, block size = 32 bytes, word size = 4 bytes, address width = 32 bits, and write through scheme.

The solution is:

$m = 32$

$n = \lg_2(\text{block size in bytes}) = \lg_2(32) = 5 \text{ bits}$


$\langle \text{block offset} \rangle = \lg_2(\text{block size in bytes}) = \lg_2(32) = 5 \text{ bits}$

Number of blocks = $64 \text{ KB} / 32 \text{ bytes} = 2 \text{ K blocks}$


Number of sets = $2 \text{ K} / 2 = 1 \text{ K sets}$

$k = \langle \text{index} \rangle = \lg_2(\text{No. of sets}) = \lg_2(1 \text{ K}) = 10 \text{ bits}$

$\langle \text{tag} \rangle = 32 - \langle \text{index} \rangle - \langle \text{block offset} \rangle = 32 - 10 - 5 = 17 \text{ bits}$



P6. Consider the following partial functional block diagram of DDR3-SDRM chip.



a) What is the capacity of this chip?

Solution:

$$\begin{aligned}
 \text{Capacity} &= \text{No of banks} \times \text{No of rows} \times \text{No of columns} \times \text{cell size} \\
 &= 8 \times 32 \text{ K} \times 128 \times 128 \\
 &= 2^3 \times 2^{15} \times 2^7 \times 2^7 = 2^{32} = 4 \text{ Gbits}
 \end{aligned}$$

b) What is the peak transfer rate of this chip assuming that its I/O bus clock is 800 MHz and it has 16 data pins?

Solution:

$$\begin{aligned}
 \text{Peak Transfer Rate} &= 800 \text{ M cycles/sec} \times 2 \text{ transfers/cycle} \times 2 \text{ bytes/transfer} \\
 &= 3.2 \text{ GBytes/sec}
 \end{aligned}$$