


ORG

DR.WALEED DWEIK

BY:SARAH SA'ADEH




*** Moore's Law ***



number of transistors Per chip (doubles) every 18-24 months

Transistor: Switch

* مع الوقت الـ Technology يتطور
 كبرت اذنه الـ Transistor اول الـ Switch Size



المساحة الـ Transistor
 لا يمكن نقل الـ Transistor
 تقريبا بقدر الـ Transistor

more transistor → more gates → more CPU (Processor)


Computers! ← Moore's Law
 in many applications ← Smart Phones, cars, Search Engines

*** Personal Computers (Laptop)**

General Purpose → استخدامات متنوعة

- run Simulation in MatLab
- web browsing
- Editing word file

* كالتالي الـ Cost زادت الـ Performance




* Server Computers:

High Capacity, High Perf, High reliability

كل قديش اجزي او
كل قديش بعلق

+ Network based

user Request من ال Server Computer



* زي موقع كادو كادو كادو كادو

من اجزى اجزا و اجزا اجزا Computer

ما بصر بعلق

* Super Computers:

تستخدم ل Scientific applications التي بيها Power عالية

* مثال عليها ال Search Engine زي ال Google

والسرعة ال Search فيها بتكون عالية و سرعة

ممتازة تستخدم ال Super computers

* 500 ال Super comp قوتي كل 10⁶ CPUs

* ال Capability مقارنة ال Personal / Server / Super


* لو قارنت ال overall comp market فهو ال اقل Fraction

لوانه بين الشركات الكبيره جديده انه يكون شركتها

super computer



Expensive less



* Embedded Computers

↳ Computer Embedded (قوية) inside the system

- ↳ TV
- ↳ cars
- ↳ mobile phone

يكون ال Comp قوية فيها

- Software Already integrated with the device (hardware)

ما يكون منجزه اعله install من اجل update

قوية بصرف
قوة كهرباء


Power ↓
minimum Power

Performance ↑

Cost ↓

* الشركات الي تبتغ Smart Phones صيغتها اخذوا احسن من الشركات الي صيغتها تستغل كل ال PC


PC Era



قبل لو كان عندي PC comp بقدر اعمل عليه كل شي

Run Software ال CD دونه Run
سونه لا استعمل ال internet اذا ما كنت فيه
اعمل Search




Post PC Era




Software يكون عليه
ولان يكون عندي internet connection
عشان اعمل Run

→ Performance :-

- Algorithm



Language, Compiler, ISA




instructions

6/2/2020

- Design for Moore's Law


(الهدف من جدول الـ Idea التفسير)
تفسير عبارة الـ Design



- abstraction

↳ Try to hide low level Design

Add / mult Design كود




Design Details كود الـ add, mult

* لأنه لو كل التفاصيل الـ Details كود الـ Design كود كثير صعب وصار وقت كثير




عشان ازيد من
سرعة
الـ Design



- make common case fast

لدي أكثر الأشياء أو العلية التي بتكرر كثير وبالتالي اقلها سرعة
وهيكل ربع يتقسم الاداء




100 operation : $95 \times 2 + 20 \times 5 = 290 \text{ sec}$

CPU1 $\rightarrow 1 \times 95 + 20 \times 5 = 195 \text{ sec}$

CPU2 $\rightarrow 2 \times 95 + 15 \times 5 = 265 \text{ sec}$

بهدا الحاله لانها قل الوقت



100 operation : $80 \times 2 + 20 \times 20 = 560 \text{ sec}$


CPU1 $\rightarrow 2 \times 80 + 20 \times 20 = 480 \text{ sec}$

CPU2 $\rightarrow 2 \times 80 + 15 \times 20 = 460$


لحقتنا اقدر اقدر لاننا اقدر ال Time بي
In general لو حسنت ال common case
مع رديني perf اصله

- Parallesim


computer A




computer B



بغير ال اعلى اكون
Instruction نفس الوقت
او حين بغير اجزا ال instruction



- Pipelining (special type of parallelism)



تقسيم العمل الى Slice بقدر
الطلب ب operation جديدة


- Prediction

if ()


else

عشان اقدر ابي اقدر
استخدم (ع يكون على وقت عالتر)
عشان صحت الكمبيوتر تنأى، لم، مع طرح صبح
عشان صحت عاده اقل نسبة
الستوية عالية

- Hierarchy




- Dependability




ما يكون كثير
بقدر اقلهم
Perf دار Spare
ما ح تنقتر





The advantage of using high level language :-
 - using your own language $C = a + bi$
 - independent from hardware




System Software



interface (System Software - hardware) (ISA)
 interface (Application Software - system software) (ABI)

9/12/2020


LCD images



→ كل Pixel في الصورة بالbinary

* كل صورة في الصورة تتكون من Pixels

- 1) Screen Size Size
- 2) Resolution resolution



Buffer = memory
 image // صورة
 Pixels // وحدات
 Size (buffer) // حجم الذاكرة // Size (bitmap) // حجم الصورة
 raster refresh // تحديث الشاشة
 buffer (Frame buffer)

* Different value gives different color.
 قيمة مختلفة تعطي ألواناً مختلفة (refresh)

* (Post PC Era → Touch screen)

types of touch screen

Resistive


capacitive

multiple touches (zoom)
 (تعدد اللمسات)

- Inside the Processor (CPU)

- Data Path


Processing // معالجة
 data path element // عناصر مسار البيانات



Select line




Control



* ما على سؤال Control unit يرد لنتو
 ليه كتار Add او Sub ?
 حسب نوع ال Operation ايكده لاجل ال CPU

فلا لوده لاجل ال Add ال Control بطرح قده (zero)
 عشان كذا ال Adder/Sub unit انه لاجل ال Add

Cache memory



* ال Cache موجوده بال AS عشان السرعة هيك بتكون
 better perf وتكون كثير صغيرة


* Volatile main (Primary) memory

* ال Data بتروح لما اخل turn off الحاسوب
 ال طريقة الي بتتخزن فيها ال Data في ال main memory هي
 وهاد سبب انه ال Data بتروح ← using capacitors

* فانه استخدم هاد النوع ابي بقدر افزله Data كثيره


SRAM ← cache و بال Main memory
 دعتاه اخترم 1 bit

2 inverters , 2 transistors



Inside the Processor

Apple A5



Graphical Processing unit (GPU)
 (الاشياء الي بتعرض على الشاشة)
 ←

Dual core
 ←

Tablets
 Smart Phone
 ←

تستخدم
 Arm
 * دالهم لخدمة جامعة *

الرسمة البرقا
 (Layout)


بتوزيع توزيع ال
 Parts
 Integrated circuits

* Non - Volatile Secondary Memory


- Magnetic Disk (HDD)

- Flash memory

- CDROM - DVD



Network



Local Area Network

Ethernet

Wide area Network

optical Fibre

wireless

speed

تأثير انتقال

reliability والسرعة
نظام التوزيع




11-2-2020

Response time


* من الوقت الذي يستغرقه تنفيذ task
* ما كان الزمن أقل كلما كان الأداء أفضل

Throughput

* كلما task أسرع العمل كلما وقت أسرع
* كلما الthroughput كلما كان الأداء أفضل 10^6 transactions/sec



- response time \rightarrow decreasing
- Throughput \rightarrow increasing



- response time \rightarrow Stays the same
- Throughput \rightarrow increases

$$\text{Performance} = 1 / \text{response time} = 1 / \text{ET}$$


Execution time, t

x is n -times faster than y

$$\text{Perf } x / \text{Perf } y = n \longrightarrow \frac{1 / \text{ET}_x}{1 / \text{ET}_y} = n$$

$$\text{ET}_y / \text{ET}_x = n$$


idle time




Program x faster

Program y slower


idle time, Program x



* Response time \equiv ET \equiv Elapsed time \equiv wall clock
 include (Processing, I/O, OS overhead, Idle time)
 (CPU)



- CPU Perf = 1 / user CPU time



Clock Signal

(F) Clock freq (number of cycle in 1 Sec)

(T) Clock period (Clock cycle time) = 1ns

$$\frac{1 \text{ Sec}}{1 \text{ ns}} = \frac{1}{1 \times 10^{-9}} \times 10^9 \text{ cycle/sec}$$

$$F = \frac{1}{T}$$

$$F = \frac{1}{T} = 2 \text{ GHz}$$

$$T = \frac{1}{F} = \frac{1}{2 \times 10^9} = \frac{1}{2} \times 10^{-9} = 0.5 \text{ ns}$$




$$\text{CPU time} = \text{CPU clock cycles} \times \text{Clock Period (T)}$$

$$= \frac{\text{CPU clock cycles}}{\text{Clock Rate (F)}}$$

To improve the perf

Clock Period ال عدد ال cycles

Clock Rate ال او ازید ال



Clock cycle ال اول ال



تلفاتی الزمن (تخصیسی)
لازم اول ال وسط مناسب

$2.5 \times 2 = 5 \text{ ns}$

↑
ماد اولی

13 - 2 - 2020

* $\text{CPU clock cycles} = \text{Instruction count} \times \text{Cycles Per instruction}$

← عدد ال IC ← instruction ← ← عدد ال cycles


* $\text{CPU time} = \text{IC} \times \text{CPI} \times T = \frac{\text{IC} \times \text{CPI}}{\text{Rate (F)}}$



IC Depend on, ISA, compiler, program

CPI Depend on, CPU hardware (Design ال یقین ال طریقه ال)

T Depend on, tech تبصر ال علی ال تاریخ و اصل ال Design ال

↳ Technology ال یقین ال






Note

Same ISA, compiler

Same IC

Program X



Same ISA, compiler, IC, PS, P, S, P, S

same IC and freq. n

$$\text{CPU time} = ICA \times 2 \times 250 \times 10^{-12} \text{ sec}$$

$$\text{CPU time} = ICB \times 1.2 \times 500 \times 10^{-12} \text{ sec}$$

$$\text{CPU time A} = IC \times 500 \times 10^{-12}$$

$$\text{CPU time B} = ICB \times 600 \times 10^{-12}$$

$$\frac{\text{CPU time B}}{\text{CPU time A}} = 1.2$$

- A is 1.2 time faster than B

$$* CPI_{Avg} = \frac{\text{CPU clock cycles}}{IC} = \frac{\sum_{i=1}^n IC_i \times CPI_i}{IC}$$

number of instructions types (add, sub)
clock frequency
Per instruction

$$= \sum_{i=1}^n CPI_i \times \frac{IC_i}{IC_{total}}$$

Relative freq. of instruction "i"

Example:

- Program x : 2 Add, 6 Sub, 10 mult
 $i=1$ $i=2$ $i=3$

$$IC_1 = 2, IC_2 = 6, IC_3 = 10 \quad IC_t = 18$$

add \rightarrow 2 cycles
 sub \rightarrow 3 cycles
 mult \rightarrow 6 cycles

- Program y : 4 add, 5 sub, 2 mult

$$IC_1 = 4, IC_2 = 5, IC_3 = 2 \quad IC_t = 11$$


$$CPI_{avg} = \frac{2+3+6}{3} = \frac{11}{3}$$

SOL:

$$CPI_{avg} x = \sum_{i=1}^3 \frac{IC_i}{IC_t} \times CPI_i$$

$$= \frac{IC_1}{IC_t} \times CPI_1 + \frac{IC_2}{IC_t} \times CPI_2 + \frac{IC_3}{IC_t} \times CPI_3$$

$$= \frac{2}{18} \times 2 + \frac{6}{18} \times 3 + \frac{10}{18} \times 6 = \frac{4}{18} + \frac{18}{18} + \frac{60}{18} = \frac{82}{18} = 4$$



$$CPU \text{ time} = IC \times CPI_{avg} \times T$$


$$= 5 \times 2 \times T = 10 T_1$$

$$CPU \text{ time} = 6 \times 15 \times T_2 = 9 T_2$$

نسبة ع CPU ال جديد
 المثلثي

$$CPI_{avg} = \frac{2}{5} \times 1 + \frac{1}{5} \times 2 + \frac{2}{5} \times 3 = 10/5 = 2$$

$$CPI_{avg} = \frac{4}{6} \times 1 + \frac{1}{6} \times 2 + \frac{1}{6} \times 3 = 9/6 = 1.5$$



Class	A	B	C
CPI	1	2	3
relative freq S_{q1}	40%	20%	40%
relative freq S_{q2}	68%	16%	16%

$$CPI_{Avg} = \frac{40}{100} \times 1 + \frac{20}{100} \times 2 + \frac{40}{100} \times 3$$

18-2-2020

$$CPU\ time = CPU\ clock\ cycles \times Time$$

$$= IC \times CPI_{Avg} \times T$$

$$\left(\sum_{i=1}^n IC_i \times CPI_i \right) \times T = IC \times \sum_{i=1}^n \left(\frac{IC_i}{IC} \right) \times CPI_i \times T$$

↳ Relative freq

#


* To compare two CPUs, we only CPU time or CPU Perf

* ISA + Compiler are the same (same IC)


* Same compiler (Hardware)

↳ Same "T" or "F"

↳ Same CPI:



Program X



Seq 1

Seq 2

$$ICA = 1$$

$$ICA = 2$$

$$ICB = 2$$

$$ICB = ?$$

$$ICC = 4$$

$$ICC = 2$$



$$\frac{\text{CPU time}_2}{\text{CPU time}_1} = 2 \quad \leftarrow \begin{matrix} \text{Slower} \\ \text{faster} \end{matrix} \text{ (Time)} \quad \cdot \quad \begin{matrix} \text{faster} \\ \text{slower} \end{matrix} \text{ (Perf)}$$



$$\frac{IC_2 \times CPI_{\text{avg}_2} \times T_2}{IC_1 \times CPI_{\text{avg}_1} \times T_1} \Rightarrow = \frac{\sum_{i=1}^n IC_i \times CPI_i}{\sum_{i=1}^n IC_i \times CPI_i}$$

$$= \frac{2 \times 1 + 7 \times 2 + 2 \times 3}{1 \times 1 + 2 \times 2 + 4 \times 3} = \frac{8 + 2 \text{ ?}}{17} = 2$$


much faster
من القانوه
السي الة

the best perf measure → Execution time



Chapter 2 :

الهندسة المعمارية للحواسيب Hardware Architecture *
تقنية الحواسيب Computers Technology



الهندسة المعمارية للحواسيب RISC في الحواسيب الصغيرة
والهواتف الذكية smart Phones


CISC في الحواسيب server


Design Principle 1

Hardware Simple


الهندسة المعمارية للحواسيب Regular & Simple implementation

high Perf
lower Cost






$\Rightarrow a = b + c$
 مثل كثير منهم الترتيب بال add



$\Rightarrow a = c - b$

* منهم الترتيب

$a = b + c + d + e$; \Rightarrow high level language



another solution Example slide 6:


add f, g, h
 sub f, f, i
 sub f, f, j

sub ال, Add ال *
 غالباً لهم نفس ال complexity


Design principle 2:

ال memory ال فالتعبير كل فالتعبير ابدأ



Smaller is faster



3 bit reg




1 bit FF
 1 bit register



Risc-v 64 bit

Risc-v 32 bit



→ use for freq accessed data

byte 8-bit

word 32-bit (4bytes)

double word 64-bit (8bytes)

32 bit Reg size


Design of the processor



high Perf

✓ execution time

Add X3, X5, X6



15 bits operation and 17 bits instruction


high Perf ← operation 17 bits

Smaller is faster

9 bits operation and 27 bits instruction


5 bits operation and 27 bits instruction

smaller is faster



20/2/2020

- * Design Principles
- Simplicity favors regularity
- Smaller is faster



0x 0000000000000000
16 x 4 = 64

0x () 16
Hexadecimal format

* Arithmetic operations use register operands


```
add X19, X20, X21
sub X19, X19, X22
sub X19, X19, X23
```

* نعملها في Perf نضيف للشيء
* نطرح من الـ Reg الـ 19 فهو الـ 19

int A [10]

$$C = g + A[5]$$

* نعملها في الـ memory نضيف الـ 5
* الـ instruction الـ 11 الـ data الـ 11
* Register الـ 11




64 bit
8 locations
جزء من الـ memory

* الـ 11 الـ 11 based الـ 11
* الـ 11 الـ 11 Memory الـ 11
* الـ 11 الـ 11 64 bit
* الـ 11 الـ 11 8 bit

طريقة الـ 11
* الـ 11 الـ 11 الـ 11
* الـ 11 الـ 11 الـ 11




Address لا يقرأ من ال memory في ال byte
 لا يقرأ الباقي



$$1 = 0x000000000000000000000001$$

Little Endian Endian → RISC-V

↓
 least Address
 least Significant |
 byte



$$(1)_{10} = \overbrace{0000} \overbrace{00} \overbrace{0001}$$

$$0x000000000000000000000001$$

← (0x) ال Hexadecimal



int A[10];



c = g + A[5]

index (0-9)

* کون سے پتوں پر A[5] موجود ہے memory

Assembly

HLL



byte Address = Starting Address of the array in the memory \times (index \times data size in byte)


long long int B[5];
long long int A[9]

↓
8 byte

$$= i + 1 \times 8 = i + 8$$

* Load double word \Rightarrow Ld $X_{28}, 32(X_{18})$


destination \leftarrow \rightarrow source



Store double word \Rightarrow $sd\ X_{28}, 32(X_{18})$

(بزرگ سے چھوٹے کی طرف) source \leftarrow destination \rightarrow source

Source
جائے سے
اڈریس



23-2-2020

$\ast\ ld\ X_{28}, 32(X_{18})$

↓ offset
destination
Reg


base reg = contains the starting address at the array in the memory

\ast Memory address = Starting address + index \times data size in bytes

\leftarrow Memory $[32 + (X_{18})]$

$\ast\ sd\ X_{28}, 32(X_{18})$


source offset \rightarrow base register



Ld $X_{25}, 50(X_0)$

Memory $[50 + (X_0)]$

$(X_{25}) \leftarrow \text{Memory}[50]$



* Absolute Address

X_0 is base reg. Offset is the value of the register.

* Relative address

Array is the offset value.

$$j = h + A[8]$$

Load is the right side of the array. Assignment statement.

Store is the left side of the array.

* each element of A is 64-bit (8byte)



Ld $X_5, 64(X_{22})$

add X_{20}, X_{21}, X_5

↳ offset = index \times data size + 7


$$= 8 \times 8 = 64$$

↳ (8bytes)



• $A[12] \cdot h + A[8]$

- $Ld\ X5, 64(X22)$
- $add\ X5, X21, X5$
- $sd\ X5, 96(X22)$
↳ $12 \times 8 = 96$



- much faster
- مفاتيح
- دائرة ال CPU
- less energy


المفاتيح التي لها جوارها
Reg. Ld, sd
وهذا لا يتم صياغته في compiler

$A[12] \cdot h + A[8]$


$g = h - A[8]$

- $Ld\ X5, 64(X22)$
- $add\ X6, X21, X5$
- $sd\ X6, 96(X22)$

$sub\ X22, X21, X5$




Register spilling



for loops ($\begin{matrix} i++ \\ i-- \end{matrix}$) immediate = constant

$A = C + 4$ → Address C في X_{10} و 4 في X_{11}
 \downarrow \downarrow
 X_{10} X_{11}
addi $X_{10}, X_{11}, 4$ ⇒ make common case fast




$\text{addi } X_0, X_{11}, -4$ Sub immediate

$a = -b$ ⇒ negation
 $\hookrightarrow X_{20} \hookrightarrow X_{22}$ X_0 استجابات ال

$\hookrightarrow \text{sub } X_{20}, X_0, X_{22}$

- ld, sd absolute addresses



$$\begin{array}{c}
 x_{20} \\
 \uparrow \\
 a = 4 + C_i
 \end{array}
 \qquad
 \begin{array}{c}
 x_{21} \\
 \uparrow \\
 C_i
 \end{array}$$

addi $x_{20}, x_{21}, 4$

$$a = C - 4i$$

addi $x_{20}, x_{21}, -4$

$$a = 4 - C$$

addi $x_{20}, x_{21}, 4$

sub x_{20}, x_{21}, x_{21}

$$\begin{array}{cccc}
 & & i & \\
 & & d & \\
 \hline
 & 3 & 2 & 1 & 0
 \end{array}$$

$$\text{value} = d \times r^i$$

$$\begin{array}{cccc}
 8 & 4 & 2 & 1 \\
 \hline
 1 & 0 & 0 & 1 \\
 \hline
 3 & 2 & 1 & 0
 \end{array}$$

n bits $x_{n-1} \dots x_2 x_1 x_0$

Values $x_{n-1} \times 2^{n-1} + \dots + x_0 \times 2^0$



0 to $2^n - 1$ → range
 0000 ← → 1111
 اصغر أكبر

64 bit unsigned

0 to $2^{64} - 1$

add X_{28}, X_{28}, X_{24}
 OS ← → overflow
 اسات الاثر اسات المس

تجاوز

25-2-2020

addi , , -4

addi , , +4

0 → Positive 1 → Negative

Representation for sign numbers

- 1) Sign - Magnitude
- 2) 1's Complement
- 3) 2's complement

0 100
 + 4
 1 100
 - 6



$$(1111)_2 = (-1)_{10}$$

$$1 \times 2^0 + 1 \times 2^1 + 1 \times 2^2 + -1 \times 2^3$$

$$1 + 2 + 4 - 8 = -1$$

Hardware 2's complement
 unsigned → signed numbers

$$(+16) \quad 00010000$$

$$(-24) \quad 11101000$$

24

$$\begin{array}{cccccccc} 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \end{array}$$

$$\begin{array}{r} 1111000 \\ -8 \end{array}$$

$$X + \bar{X} = 111 - 11 = 2^2 - 1 = -1$$

$$X + \bar{X} = 1 \Rightarrow \boxed{-X = \bar{X} + 1}$$

Approach 1: \nearrow negation

$$x + (-x) = 2^n$$

$$x + (\bar{x} + 1) = (x + \bar{x}) + 1$$

$$111 - 1 + 1 = 1000 \Rightarrow 2^2$$

$$-2 \rightarrow (1 - 11110)_{64}$$

$$+2 \rightarrow 0 - 000010$$


add, sub $X_1, X_1, X_1 \rightarrow$ sign extended
 Load, store $X_2, \text{offset}(X) \rightarrow$ sign extended
 addi $X_5, X_{10}, 5 \rightarrow$ sign extended
 64 bit + 12 bit



Format في الـ regular instruct

R - Format \Rightarrow Register - Format

↓
 registers ← Operands (Add / sub) (And / or)
 7bits




rd ← rs₂ / rs₁ نوع

funct3 / funct7 = opcode

$2^7 = 128$ 7bit

← funct3 / funct7

2^{17}



27 - 2 - 2020

I-format ← * Ld - addi

↳ immediate


sd → Format الثاني

← نفس الفورمات لأنه نفس نفس عدد ال reg بالوظيفة

لازم اعلى sign extended

Ld rd, offset (rs_i) ⇒ (rd) ← Memory[(rs_i) + offset]

- addi rd, rs_i, imm ⇒ (rd) ← (rs_i) + imm



* أكبر رقم يقدر اعطاه بال imm $2^{19} - 1$ ← 2047

0111111111


* أقل رقم ← $-2^{19} = -2048$

* ال offset نفس ال imm بس الفرق انه موجب و طرح

هو زيادة أكثر انشي 2047 لحروف و 2048 - نوع bytes

Design Principle 3: Good design demand Good Compromises


R-Format



تكونه كل ال format الهم نفس ال instruction بس بقالب
اع أكبر الحجم من 32 ← 64 و نفس الذاكرة ابداً




او اولي ال formats بنسبها بعض ال صرنا و اعظم نفس ال size

وهم افتاروا خيار الثاني



S-format


$Sd\ rs_2, \text{offset}(rs_1) \text{ Memory}[\text{offset} + (rs_1)] \leftarrow (rs_2)$



$$A[30] = h + A[30] + 1$$


I-Format

$Ld\ Xq, 240, (X10)$





$add\ Xq, X21, Xq$

$addi\ Xq, Xq, 1$




$Sd\ Xq, 240(X10)$






I-format






S-format



* کتنے الگ الگ (32bit) Instructions وال (64 bit) Data
و ہم الائنس و خزینہ ال memory ؟

8 bits Data ال 4 bits بجولہا ال instruction ال








1 March 2020

Small numbers ← slli X5, X3, 5

$$(X_3) \times 2^5$$




srlr X6, X7, 2




$$(X_7) \div 2^2$$


$$15 \div 4 = (3) \cdot 75$$



$Sll\ rd, rs1, imm$
 $Srli\ rd, rs1, imm$



maximum shift: (63bits)




And operations

R-format $and\ rd, rs1, rs2 \implies (rd) = (rs1) \text{ And } (rs2)$


I-format $andi\ rd, rs1, imm \implies (rd) = (rs1) \text{ And } \downarrow \text{sign extended}$

$andi\ X9, X10, 0xFFFF$



$andi\ X9, X10, 0X75B$

0 --- 000 / 0111 0101 1011



+ XOR operation

XOR rd, rs1, rs2 R-Format

Xori rd, rs1, imm I-Format

$$0 \oplus 0 = 0$$

$$1 \oplus 0 = 1$$

$$0 \oplus 1 = 1$$

$$1 \oplus 1 = 0$$

$$0 \oplus 0 = 0$$

$$1 \oplus 1 = 0$$

Not \rightarrow Xori

$X_9 = \overline{X_{10}}$ Xori X9, X10, 0xFFF



+ Conditional operations

if (condition)

{

}


else

{

}

Assembly

branch



$rs_1 = rs_2$

condition true
-take

beq rs_1, rs_2, LI
branch \leftarrow \rightarrow equal \rightarrow label \rightarrow $rs_1 \neq rs_2$
Not taken
label \rightarrow instruction

if $(rs_1) == (rs_2)$

$(rs_1) \neq (rs_2)$ taken

bne rs_1, rs_2, LI
branch \leftarrow \rightarrow not equal

$(rs_1) = (rs_2)$ NOT taken


X_{22} X_{23}

if $(i == j)$
 $X_{19} f = g + h i \rightarrow X_{21}$
else $\rightarrow X_{20}$
 $f = g - h i$



beq X_{22}, X_{23}, LI
Sub $X_{19}, X_{20}, X_{21}, i$
beq $X_0, X_0, Exit$
LI: add $X_{19}, X_{20}, X_{21}, i$
Exit: ---

bne X_{22}, X_{23}, LI
add $X_{19}, X_{20}, X_{21}, i$
beq $X_0, X_0, Exit$
LI sub $X_{19}, X_{20}, X_{21}, i$
Exit: ---



3 march 2020

```
while (save[i] = -K)
{
    i = i + 1;
}
```

↳ X24

Loop: Slli X10, X22, 3

add X10, X10, X25

Ld X9, 0(X10) ⇒ (X9) = save[i]

bne X24, X9, Exit

offset = i * 8

addi X22, X22, 1

(X10) = (X22) * 8

beq X0, X0, Loop

↓
23
(X25) + (X22) * 8

Exit:

branch if less than = blt

blt rs1, rs2, label

rs1 < rs2

branch if greater than or equal

bge rs1, rs2, label

rs1 ≥ rs2

if (a > b)

a = a + 1;

blt X23, X22, L1

bge X23, X22, Exit

beq X0, X0, Exit

addi X22, X22, 1

L1: addi X22, X22, 1

Exit: ---

Exit: ---




Compiler

Save [i] = K
 $0 \leq i < \text{size}$

Long Long int Save [10] i
Save [12] = 15 i

bgeu X20, X11, Index out of Bounds



X20 = 1 X20 = 0
X11 = 0 ✓ X11 = 0

for (i=0; i<10, i++)

Save [i] = Save [i] * 2;
X20 ↓ base address register X25

add X20, X0, X0 or addi X20, X0, 0

addi X5, X0, 10

loop: bge X20, X5, Exit

slli X6, X20, 3 i * 8

add X6, X6, X25

ld X7, 0(X6) X7 = Save [i]


slli X7, X7, 1 X7 = Save [i] * 2

sd X7, 0(X6)

addi X20, X20, 1

bge X0, X0, loop

Exit. ---



5 March 2020

```
Switch (n)                                if (n == 0)
{                                           }
  ↳ long long int
case 0:
  {
    break;
  }
case 1:
  {
    break;
  }
  ...
default:
  {
    ...
  }
}
```



```
bne X20, X0, case1
```

```
beq X0, X0, Exit
```

3 instruction per case \sqrt{N}
- 80% si

```
case1: addi X5, X0, 1
```


```
bne X20, X5, case2
```

```
beq X0, X0, Exit
```

```
case2:
```


```
case 98: addi X5, X0, 98
```

```
bne X20, X5, default
```



Basic Block:

They are executed All together or not
 جزء من instruction
 كذا في label
 branch label
 لا بالذات والآخر



Procedure (function) calling

F = Average(5, 7, 10);
 Function call


X10 → X17 to place Parameters

Jump and Link = jal


jal rd, label

X1, كذا في label

Instruction memory



مع البرنامج



Program counter


(0 - 60 - (2⁶⁴ - 1)) bytes

(PC) initially 0 + 4

no cache = 4

Address || memory ||

4 في 64



PC

0 | add

4 | sub

8 | ---

12

16 | jal rd, label → Jump to the target address
link ← | → 16+4

20

beq X0, X0, Exit ≡ jal X0, Exit } unconditional
Jump/branch

jump and link register = jalr


jalr rd, offset(rs1)

link ← | → (offset + rs1)

X1 = 28

PC
24 | jal X1, Average
28 |

Average: _____
jalr rd, 0(X1)
X0 ← |



Computed Jump

AD وادی PC || (موسم) لک


jalr X0, 1024(X0)

1024



لے → 1024
Computed
Jump


Stack




SP → Stack
موسم وادی most Address

last in first out

8 locations Stack pointer لک




Leaf Procedure Example



Example slide 54

```
addi sp, sp, -8
sd x5, 0(sp)
addi sp, sp, -8
sd x6, 0(sp)
```



بقدر امل هيك
بين روح ياطين


more instructions



Stack الى 20, 1, 20
Load فاضل




Leaf Procedure Example



Example slide 54

```

Save to the stack
addi sp, sp, -8
sd x5, 0(sp)
addi sp, sp, -8
sd x6, 0(sp)
    
```



↓
 بقدر اهل صيک
 بسوع ياطين

↓
 Stack اوج ال
 Load فافه راج

↓
 لا اعل ال
 load ال
 Data فافه راج
 بسوع ال
 راج فافه راج
 فافه راج
 ال راج فافه راج
 فافه راج

more instructions

8 march 2020

Leaf Procedure only store saved reg in the stack
 We don't store the return address register (X1) and the argument registers in the stack


```

add x5, x10, x11
add x6, x12, x13
sub x20, x5, x6
add x10, x20, x0
ld x5, 0(sp)
ld x6, 8(sp)
ld x20, 16(sp)
addi sp, sp, +24
    
```

→ body of the Procedure

→ restore from stack

jalr x0, 0(x1) → return



Temporary register

المناطق التي لا تحتاج إلى حفظ قيمتها في الذاكرة Stack وتغير أكتف فوقها

Saved register

لا يتم تغيير قيمتها في الذاكرة Stack وتغير أكتف فوقها

Main:

0 _____
4 _____
8 _____

12 addi X10, X0, 5

16 addi X11, X0, 7

20 addi X12, X0, 3

24 addi X13, X0, 2

28 jal X1, leaf-example

↓
28 + 32

32 addi X17, X10, 0

g h i j
↑ ↑ ↑ ↑
leaf-example (5, 7, 3, 2)

Non leaf procedure


Caller need to save

return address

Any arguments and temp needed

After the call

func ← اكتب الـ]



$$5! = 5 \times 4 \times 3 \times 2 \times 1 = 120 \quad 5 \times 4! = 5 \times 24 = 120$$

$$4! = 24$$

$$3! = 6$$

$$2! = 2$$

$$1! = 1$$

$$0! = 1$$

fact(n)

n * fact(n-1)
 $\xrightarrow{x_{10}}$
 function call

20 fact: addi sp, sp, -16

24 sd x1, 0(sp)

28 sd x10, 8(sp)

32 addi x5, x0, 1

36 bge x10, x5, Else

40 addi x10, x10, 1

44 addi sp, sp, 16

48 jalr x0, 0(x1)

52 else: addi x10, x10, -1

56 jal x1, fact

60 addi x6, x10, 0

ld x10, 8(sp)

ld x1, 0(sp)

addi sp, sp, 16

mul x10, x6, x10

jalr x0, 0(sp)

x10 sd اقل كبر

لها اعداد x

الفرق (n-1)

من الفرقية (n)

طاعة

x10 x1

على حساب

main


0 addi x10, x0, 3

4 jal x1, fact

$x_{10} = 3 \times 2 \times 1$

$x_1 = 8 \ 60 \ 60 \ 60$

Stack




10 march 2020

long long int A[10];

$$= A[7] + 9$$

FP = point to the first double word (Top of the stack)

* Memory layout



دوسری چیزیں

ld (gp)

$$\downarrow 12 \text{ bit}$$
$$-2^{11} \text{ to } +(2^{11}-1)$$

SP, FP All procedure of (software)

(hardware) of

heap


size of structure fixed

fixed size

heap is free

Function free

garbage



Slide 62:

Sum = addi sp, sp, -8

sd x1, 0(sp)

blt x0, x10, if

add x12, x11, x0

addi sp, sp, 8

jalr x0, 0(x1)

if add x11, x11, x10

addi x10, x10, -1

jal x1, Sum

ld x1, 0(sp)

addi sp, sp, 8

jalr x0, 0(x1)

(1) acc + n / (2) n = n - 1

Iteration

while(a > 0)

 b = b + a

 a = a - 1

 }

 b = 6

 a = 0

a = 3

recursion

b = 0

c, Sum⁶(a, b)

Sum(3, 0)

Sum(2, 3)

Sum(1, 5)

Sum(0, 6)

c = 6

3 + 2 + 1 = 6

leaf Sum = blt x0, x10, E1

add x12, x11, x0

jalr x0, 0(x1)

llead - x11, x11, x10

addi x10, x10, -1

beg x0, x0, Sum == jal x0, Sum



12 march 2020

⇒ character data

8 bit $2^8 = 256$ char

long long int
↳ 64 bits

ASCII → 7 bit → $2^7 = 128$ character

int X = 1 000 000 000;

↳ This takes in the memory 32 bits

من الذاكرة (مخزن)

= 1 ... '0' → "0011 0000"

80 bits

0 → 98

X030 → X03C

Lwu → Zero extended

Ld → lb, lh ; Lw → word 4 byte

↳ byte ↳ half word (16 bit / 2 byte)

sd → sb, sh, sw

LX rd, offset(rs₁)

↓
double
word
half word
byte

SX rs₂, offset(rs₁)

↓
d
w
h
b

offset + rs₁

Word + rd

Sign extended

32 64

النتائج اني اعمل ال char ← zero extended

Lwu X₅, 32(X₀)

Memory = 32 = 32 + (X₀)


address

(X₅) ← 32 bit Mem [32]

(X₅) = 0000 ... 'Z', 'B', 'C', 'A'


zero extended

35	'Z'
34	'B'
33	'C' = 0000 0011
32	'A' = 0100 0001




Store :

$Sx \quad R_2, \text{offset} (R_1)$




$X_5 = \text{'Z', 'C', 'A'}$

$sw \quad X_5, 48(X_0)$



little Endian

$sb \quad X_5, 48(X_0)$



Memory size is extended



Slide 67

```

i = -1
do
    i = i + 1
    X[i] = Y[i]
while (Y[i] != '\0')

```


→ 1 byte in memory (X[i])
 → i * X size of data in byte
 (X) = i

```



strcpy: addi sp, sp, -8
        sd X19, 0(sp)
loop:   add X19, X0, X0
        add X5, X19, X11
        lbu X5, 0(X5)
        add X6, X19, X6
        sb X5, 0(X6)
        beq X5, X0, exit
        add X19, X19, 1
        beq X0, X0, loop
exit:   ld X19, 0(sp)
        addi sp, sp, 8
        jalr X0, 0(X1)

```


X(5) ← Y[i]
 X(i) ← (X5)




Common case: constant (12 bit)
 constant up to →
 load upper immediate (lui)
 lui rd, imm



clear bits [11:0]



Lui X20, 0XFC23A




X20 = 0X FFFFFFFF C23A000

17 - 3 - 2020

constant بتدريج 12 bits من 32 bit
 دبر مرات تحتاج 32 bit

load upper imm (Lui)
 Lui rd, imm




ex: Lui X19, 0X003D0 ✓
 Lui X19, 976 →



(1)

sign extended



0X
no part
number

ليس جزء من
العدد

Hexadecimal

(2)

addi X19, X19, 0X500

$X_{19} = 0X0000\ 0000\ 003D0\ 000$
 $0X0000\ 0000\ 0000\ 500$
 ↑
 0101

$X_{19} = 0X0000\ 0000\ 003D0\ 500$
 The final answer

→ |||

$Z = 0XF2D537AB$

↓ X20

lui X20, 0XF2D53
20 bits

addi X20, X20, 0X7AB

$X_{20} = 0XFFFFFFFF\ F2D53\ 000$
 |||


$0X0000\ 0000\ 000007AB$

$X_{20} = 0XFFFFFFFF\ F2D537AB$




الاول
RISC-V
 $X_{21} = 0x9A5CF A38$
→ 1010 → 128108

```
lui X21, 0x9A5D0
addi X21, X21, 0xA38
```



beq rs1, rs2, label

SB format



label = 12-bits immediate


imm [11:0] → store

imm [12:0] → branch

الرقم بين 12-1 bits
الرقم بين 12-1 bits
الرقم بين 12-1 bits


sign extended

ليس عليك فزع الارقام
عشان كلو ال bits وبتتجاهل اكر قوتوك مع ال 12





imm [12:1]






forward \rightarrow beq $X_{10}, X_{12}, \text{Exit}$
 \vdots
 Exit 12 bits

Target address = PC + 2 * imm
 of branch



اول انشي لجاله بقارو X_0 و X_0
 لو حشاشته برقع عند ال exit



loop 0

4

8

12

16

20

24 beq - , - , loop

Target

6 instructions

$6 \times 2 = -12$

سالب الخ
بطل العنق

تنبؤ التعليمات

بعد
beq


بعد
target

Target = PC + 2 x imm
of
branch

$0 = 24 + 2 \times imm$
 $imm = \frac{-24}{2} = -12$

19 march 2020

jal rd, label



jal X_1 , fact

$$\text{Target} = \underset{\substack{\text{of} \\ \text{jal}}}{PC} + 2 \times \text{imm}$$

$$0 = 16 + 2 \times \text{loop}$$

$$\text{loop} = -8$$

Loop 0

4

8

12

backward ← Target // jal label

← imm // jal

16 jal X_0 , loop

1 — 1 instruction → 2 half word

$$2 \times 4 = 8 \rightarrow \underline{\underline{-8}}$$


$$\text{Target} = 16 + 2 \times -8$$

$$16 - 16 = 0$$

$$(-8)_{10} = ($$

$$+8)_{10} = 0001000$$



$$-8)_{10} = 11111000$$



∴ imm // instruction // CPU لا ينفذ jal instruction //



branch (SB)




Target = PC + 2 x imm

PC - relative addressing

لشيش ليشو ما هو Index 1؟ ال imm جزية بورد 1 half word

Shift left by 1

بشي ليا اصب Target جزية ب 2 دايا



60 Label


X → Absolute Addressing

Label beg 12 bit


jal 20-bit

± 2048 byte

لا يمشي بورد
اكثر من 2048
و هو ليشي قل
عن 2048 باس
Absolute ال




PC-Relative Address



most offset branch + 2K half word → ± 4K Bytes
 most offset jal 2¹⁹ ± 512 K hW → ± 1M Bytes


8000 Loop: Slli

8004




Target beq?

Target = PC + 2 * imm




Loop = -5 * 2 = -10 = (-10)₁₀ = (1 ... 111 0110)₂
 instructions

80000 = 80020 + 2 * Loop
 $\frac{-20}{2} = -10$




12	10:5	rs ₂	rs ₁	4.1		op
----	------	-----------------	-----------------	-----	--	----


beg rs₁, rs₂, L1 ⇒ bng rs₁, rs₂, L2
 Jal Xo, L1




L1 → 1MB nngsi






L1





64 bit value
 → Address
 □ Target





Jalr rd, offset (rs₁)

absolute Address

beg PC
 jal relative


$$PC = \text{Sign} + (rs_1) + \text{ext}(\text{offset})$$





PC → 0X 0050 0006 0000 0000

0 jalr X0, L1



21 - march 2020

Appendix A.5

0001 (+1)


↓↓ negation (1)

1111 (-1)


+ 1110

1 (2)

$(1111)_2 = (-1)_{10}$




$A = A_{63}$
 $B = A_{63}$




0011

$C_{in} = \text{Carry out}$




$C_{in} = C_{out} = 1$




64-bit RCA
 Ripple carry Adder

$$A - B = A + (\overline{B}) + 1$$



64-bit RCS







and
or
xor

$A = A_{63}$
 $B = B_{63}$



A_0 parallel
 B_0 bitwise

parallel operation




24-march-2020

$C_0 = C_{in}$ 2 operation




ALU₀



Ainwert

Bimwert

2 operation




beq $rs_1, rs_2, Label$

$(rs_1) - (rs_2)$

$A - B = 0$

$Z = 1 \rightarrow A = B$

$Z = 0 \rightarrow A \neq B$



Set-if-less-than


slt rd, rs_1, rs_2

slli rd, rs_1, imm

if $(rs_1) < (rs_2)$

$rd = 0x0000 \dots 0001$

else $(rd) = 0x0000 \dots 0000$



slt rd, rs1, imm

if (rs1) < Sign(imm)
ext

rd = 0x0000 ... 0001
else → (rd) = 0x0000 - 0000

MIPS: beq, bne

RISC-V: beq, bne, blt, bge, bltu, bgeu

if (A > B) → X19 ← ← → X20 → MIPS → slt X5, X20, X19
else → beq X5, X0, Else
bne X5, X0, IF

RISC-V (1) blt X20, X19, IF

(2) slt
beq

slt / slti

(rs1) < (rs2) / (rs1) < imm


negative

R63 - R0
00000000 - 1

Zero - Positive

R63 - R0
00000000

A < B
A - B = 1
most 64 bit
Sig
1 → negative
0 → positive - zero




A-B

Negative


0000...1

else

0000...0




	Ainvert	Binvert	Co	OP(2)	Binvert = Co
add	0	0	0	10	= Co
sub	0	1	1	10	نقص القيمة
and	0	0	X	00	↓
or	0	0	X	01	Bnegate
beg	0	1	1	10	↓
slt	0	1	1	11	Binvert + Co



26 March 2020

ALU₁
↓
ALU₆₃
نشیء بکشی



$A < B \Rightarrow R = 00000 \dots 01 / A \geq B \Rightarrow R = 00000 \dots 00$
over flow

(1) (+) + (+) = (-)

(2) (-) + (-) = (+)

(3) (+) - (-) = (-)


(4) (-) - (+) = (+)

↳ (-) + (-) =


⇒ over flow

Add A+B
Sub A-B: A+B+1

ALU slice 63




and - or - add - sub
beq - slt - **Nor**



nor rd, rs1, rs2
(rd) ← (rs1) nor (rs2)

rd ← (not(rs1)) And (not(rs2))



↓
del 2-15-2020
Design II




NOR operation

slt


$$A - B < 0 \implies A < B$$

$$A - B \geq 0 \implies A \geq B \rightarrow 00000 \dots 00$$

less = Set _{sc3} → libjio d233




over flow







xor function

set	or	less
0	0	0
0	1	1
1	0	1
1	1	0




3bit ALU

- A Nand B op=00
- A XOR B op=d
- A+B op=10
- Set if greater than or equal



29 - march - 2020
Appendix A.6

And/or II




64 times


ما يجب ان نفعل نستعملوا
In Parallel

Sub/Add سوال * ابا


Ripple carry Adder



4 gates
Delays




2 gate Delays



(2) ← XOR

$2 + 2 = (4)$

التيه مناسبه و يسهل (2) ال





Delay of 4-bit RCA = 8 gates delay

The worst case → 8 gate delay

(Slow)




* Delay of n-bit RCA = 2Xn gate delay

Carry lookahead adder 4 bit CIA




$$g_i = A_i \cdot B_i \quad P_i = A_i \oplus B_i$$

$$C_1 = g_0 + P_0 C_0$$



$$\begin{aligned} C_1 &= g_0 + P_0 C_0 \\ C_2 &= g_1 + P_1 C_1 \\ &= g_1 + P_1 (g_0 + P_0 C_0) \\ &= g_1 + P_1 g_0 + P_1 P_0 C_0 \end{aligned}$$



$$C_3 = g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0$$

$$C_3 = g_2 + P_2 C_2$$

Sop (2 level circuit)



↳ Sum of Product

$$C_4 = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0$$

S₀

(Sop)


(3)





Delay of 4 bit CLA = 5 gate Delay

31 March 2020


8 bit RCA



8 bit CLA



8bit CLA




$$(3) C_1 = g_0 + P_0 C_0$$

$$(3) C_2 = g_2 + P_1 g_0 + P_1 P_0 C_0$$

$$(3) C_3 = g_3 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0$$


G = group generate
 delay | P = group propagate



$$(3) G_0 = g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0$$

$$(2) P_0 = P_3 P_2 P_1 P_0$$


$$(4) C_4 = G_0 + P_0 C_0$$



$$(3) G_1 = g_7 + P_7 g_6 + P_7 P_6 g_5 + P_7 P_6 P_5 g_4$$

$$(2) P_1 = P_7 P_6 P_5 P_4$$


$$C_8 = G_1 + P_1 C_0 + P_1 P_0 C_0$$



$$(6) C_5 = g_4 + P_4 C_4 \quad \text{--- 4!}$$

$$(6) C_6 = g_5 + P_5 g_4 + P_5 P_4 C_4$$

$$(6) C_7 = g_6 + P_6 g_5 + P_6 P_5 g_4 + P_6 P_5 P_4 C_4$$



Delay of 8-bit CIA : 8 gate delay


Delay of 8 bit RCA = 16 gate delay

$$C_8 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

* 16 bit RCA → 32 gate delay

16 bit CIA

more Area And Power



$$(5) C_{12} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$(5) C_{16} = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

(7) S₁₂

(7) S₈

(6) S₄

(4) ← S₀

S₁₅, S₁₄, S₁₃

S₁₁, S₁₀, S₉

S₇, S₆, S₅


(5) ← S₃, S₂, S₁

(4)

(9)

(8)

4 CIA → 5 16 CIA → 9
64 bit CIA → 13




2 April 2020
Chapter 4

Fetch instruction → To bring the instruction from the ^{Instruction} memory to CPU

Combinational → output is only current input
↳ Add / ALU / multiplexer / control unit


Sequential → data is saved

↳ Instruction memory / reg file / data memory




* إذا بيقرأ قيمة ال reg بطول 64 بت ال Q
 $Q_{63} : Q_0$

* إذا بيكتب ال reg بـ 64 بت ال D



* 64 reg
64 D-Flip Flop


add - sub - ld }
reg file ال مكتوب ال
ال 64 / 64 بت بيتوا



CPU Overview

→ Data Path for CPU →

* multiplexers *



لو كانت العلية
من نوع R-type
جواب ال
ALU
عشان ال
rd

لو كانت ال
instruction
جواب ال
ALU
يكون هو ال
Address
(memory)
(R-type instructions / Ld)



Address ال sd
لو كانت العلية
Data ال
memory ال
memory ال

Chapter 4 — The Processor

add X5, X5, X6

write


new

read

old



new

Mix




5 April 2020

Instruction Fetch



R-Type

Instr[31:0]




32 bit

Instr[11:7]

rs2 [24:20] rs1 Instr[19:15]

IM

RF







instr || pipeline || cycle || data *

memory || pipeline || cycle || data *



Instruction || pipeline || cycle || data *

How to read and write the data?






32 → inputs → 2⁵ → 5 → select line



الرجوع إلى 2
 كل instructions مع رجولها إلى reg من قبل
 الرجوع إلى 2، الرجوع إلى 1، الرجوع إلى 1




regwrite




0111 \rightarrow $F_7 = 1$
والباقي صفر




7: April 2020



2) $ld\ rd_1,\ offset\ (rs_1)$
 $sd\ rs_2,\ offset\ (rs_1)$
 sign extended offset
 Memory address = $(rs_1) +$

Sign extended (offset)







most significant bits

64 ← 52
12

Branch instruction


① Target = PC * 2 * imm



$-2^{12} = -4096$


$-2^{11} = -2048$

9 April 2020




Option 1

Sll: Truth table
2¹⁷ rows



Option II



Control unit
 7 bits
 opcode 7 bits
 ALU 2 bits
 CU


ALU-OP

0 0	(+)	→	2's complement
0 1	(-)	→ branch	funct3 - funct7
1 0		→	R-Type
1 1		→	funct7 + funct3

Positive edge of single cycle
 edge

Multi-Cycle Datapath

Control signal
 multi cycle
 instr



Multi-Cycle Control Signals


Instruction Execution

- Cycle 1 - Fetch

- ✓ Same for all instructions


- Operations

- Send the PC to fetch instruction from memory and store in



- Control Signals

- IorD = 0 (Select the PC as an address)
 - MemRead = 1 (Reading from memory)
 - IRWrite = 1 (Update IR)



13

Instruction Execution

- Cycle 2 - Decode & register read

- Operations

- Read two registers based on the rs1 and rs2 fields and store them in the A and B registers



- Use the ALU to compute the branch address

Branch Target Address → $ALUOut \leftarrow PC + (\text{sign-extend}(Imm) \ll 1)$

- Is it always a branch instruction???

ALUSrcA = 0
ALUSrcB = 11
ALUOp = 00

- Control Signals



- ALUSrcA = 0 (Select PC)
 - ALUSrcB = 11 (Select the sign-extended offsetx2)
 - ALUOp = 00 (Add operation)

14


- State memory (SM): 4 bits that represent the current state ($S_3S_2S_1S_0$)
- Next State Logic (NSL): *Combinational logic* responsible for determining the next state as function of current state and input ($NS_3NS_2NS_1NS_0$)
- Output Function Logic (OFL): *Combinational logic* responsible for determining the control signals as function of current state

- The values for the signals that are not mentioned in a state are either:
 - Don't Care for MUX select signals and ALUOp OR
 - Deasserted (0) for all other control signals


mem read
mem write
Reg write
IR write
PC write



NSL ROM



OFL ROM



ROM = Read only memory

لأنه لا يمكن كتابتها
data أي قمتها ما تتغير

Multi-Cycle Control

(2) ROM Implementation


- **FSM design**
 - 12 inputs
 - 17 outputs
 - TT size = $2^{12} \times 17$
- **ROM**
 - Can be used to implement the truth table above
 - ROM Size = 69632 bits
 - Each location stores the control signals values and the next state
 - Each location is addressable by the opcode and current state value
 - For which ROM addresses will the RegWrite be 1?
 - xxxxxxxx0111
 - xxxxxxxx0100
 - Total of 512 addresses
 - For our design, Only 15 locations are needed → Huge waste of space

المساحة

29

15 locations (slide 25)

Address الاحتمالات ال
 $2^{22} = 4096$



لأنه 15 location (slide 25)

عدد location
bits
↓
Address line

Multi-Cycle Control


- ROM implementation is vulnerable to bugs and expensive especially for complex CPU
- Size increase as the number and complexity of instructions (states) increases
- If we use two ROMs, one for NSL and one for OFL:
 - **NSL ROM** is addressable by the opcode, zero flag and current state value:
 - NSL ROM Size = $2^{12} \times 4 = 4096 \times 4$
 - **OFL ROM** is addressable by the current state value:
 - OFL ROM Size = $2^4 \times 13 = 16 \times 13$
 - Total Size = 16592 bits (much lower than a single ROM)
 - NSL consumes approximately 99% of the ROM area
- **Solution: Implement the Next State Function with a Sequencer**

مساحة
↓
Space
دع نستعملها

30

Multi-Cycle Control


- Implementing the Next State Function with a Sequencer
 Inside the address select logic




31
 مضمون
 تانتقونی
 کار
 Content
 Address
 memory
 Address
 پس متواتر
 مضمون
 Address

Multi-Cycle Control

NSL ROM



OFL ROM



RISC-V Pipeline

5 Stages Pipeline

Five stages, one step per stage


1. IF: Instruction fetch from memory (F)
2. ID: Instruction decode & register read (D)
3. EX: Execute operation or calculate address ^{Execute AIU}
4. MEM: Access memory operand ^{Ld / sd (Address read of write memory)}
5. WB: Write result back to register (rd)

IM
DM → 2 separate CSIC memory ~~Separate~~ Single cycle II ~~is~~

Stages can operate concurrently as long as (separate resources) are available for each stage

- (Pipeline design is based on Single-Cycle CPU design)

~~Single Cycle~~ Pipeline



Pipeline Performance

Data Hazards

RAW, read after write
 WAR, write after read
 WAW, write after write
 Ld, Sub, FDE, MW, FDEW

Instruction لا Instruction
 في المراحل ال 5 من التتابع
 وصوره 1 مع ليس Structure hazard

An instruction depends on completion of data access by a previous instruction

```

add x19, x0, x1
sub x2, x19, x3
  
```

x19 = 5

F D E M W



F D E M W

read before write
 يعني اقرأ قبل ان يكتب

Pipeline must be stalled (i.e. stopped)

Pipeline stall \equiv bubble

حتما
 العتمة
 القديمة
 د الجوان
 في قطع
 غلة



Solve
 for this
 Problem

حتما
 stall

Load-Use Hazard Detection

- Check when using instruction is decoded in ID stage
- ALU operand register numbers in ID stage are given by

الوحيد الى

- IF/ID.RegisterRs1, IF/ID.RegisterRs2

الهيا

Load-use hazard when

mem read

- ID/EX.MemRead and (ID/EX.RegisterRd \neq 0) and ((ID/EX.RegisterRd = IF/ID.RegisterRs1) or (ID/EX.RegisterRd = IF/ID.RegisterRs2))

(Load)

- If detected, stall and insert bubble

Ld	F	D	E	M	W	
add	F	D	D	E	M	W
Sub	F	F				

