Logic and Computer Design Fundamentals Chapter 1 – Digital Systems and Information

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)


Updated thoroughly by Dr. Waleed Dweik

Overview

- Digital Systems, Computers, and Beyond
- Information Representation
- Number Systems [binary, octal and hexadecimal]
- Base Conversion
- Decimal Codes [BCD (binary coded decimal)]
- Alphanumeric Codes
- Parity Bit
- Gray Codes

DIGITAL & COMPUTER SYSTEMS - Digital System

- Takes a set of <u>discrete</u> information <u>inputs</u> and discrete internal information (<u>system state</u>) and generates a set of <u>discrete</u> information <u>outputs</u>.
- Digits (Latin word for fingers) : Discrete numeric elements
- Logic : Circuits that operate on a set of two elements with values 0 (False), 1 (True)
- Computers are digital logic circuits



Types of Digital Systems


- No state present
 - Combinational Logic System
 - Output = Function(Input)
- State present
 - <u>Synchronous</u> Sequential System: State updated at discrete times
 - <u>Asynchronous</u> Sequential System: State updated at any time
 - State = Function (State, Input)

Moore

• Output = Function (State) or Function (State, Input)

Mealy

Signal Examples Over Time



Digital System Example


A Digital Counter (e. g., odometer):

$$\begin{array}{cccc} \text{Count Up} & \longrightarrow & 0 & 0 & 1 & 3 & 5 & 6 & 4 \\ \text{Reset} & \longrightarrow & 0 & 0 & 1 & 3 & 5 & 6 & 4 \end{array}$$

Inputs:Count Up, ResetOutputs:Visual DisplayState:"Value" of stored digits

Synchronous or Asynchronous?

Digital Computer Example



And Beyond – Embedded Systems

- Computers as integral parts of other products
- Examples of embedded computers
 - Microcomputers
 - Microcontrollers
 - Digital signal processors
- Examples of embedded systems applications

Cell phones	Dishwashers
Automobiles	Flat Panel TVs
Video games	Global Positioning Systems
Copiers	


INFORMATION REPRESENTATION - Signals

- Information variables represented by physical quantities.
- For digital systems, the variables take on *discrete* values.
- Two level, or <u>binary</u> values are the <u>most prevalent</u> values in digital systems.
 - Binary systems have higher immunity to noise.
- Binary values are represented abstractly by:
 - digits 0 and 1
 - words (symbols) False (F) and True (T)
 - words (symbols) Low (L) and High (H)
 - and words On and Off.
- Binary values are represented by values or ranges of values of physical quantities.

Binary Values: Other Physical Quantities

- What are other physical quantities represent 0 and 1?
 - CPU \rightarrow Voltage
 - Disk → Magnetic Field Direction
 - CD → Surface Pits/Light
 - Dynamic RAM → Electrical Charge stored in capacitors

Signal Example – Physical Quantity: Voltage



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

NUMBER SYSTEMS – Representation

- Positive radix, positional number systems
- A number with <u>radix r</u> is represented by a string of digits:

$$A_{n-1}A_{n-2} \dots A_1A_0 \dots A_{-1}A_{-2} \dots A_{-m+1}A_{-m}$$

in which $0 \le A_i < r$ and . is the *radix point*

• *i* represents the position of the coefficient

- *rⁱ* represents the weight by which the coefficient is multiplied
- A_{n-1} is the most significant digit (MSD) and A_{-m} is the least significant digit (LSD)
- The string of digits represents the power series:

$$(Number)_{r} = \left(\sum_{i=0}^{n-1} A_{i}r^{i}\right) + \left(\sum_{j=-m}^{-1} A_{j}r^{j}\right)$$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc. Integer Portion Fraction Portion Chapter 1

13

Number Systems – Examples

	General	Decimal	Binary
Radix (Base)	r	10	2
Digits	0 => r - 1	0 => 9	0 => 1
0	r ⁰	1	1
1	\mathbf{r}^1	10	2
2	\mathbf{r}^2	100	4
3	r ³	1000	8
Powers of 4	r ⁴	10,000	16
Radix 5	r ⁵	100,000	32
-1	r ⁻¹	0.1	0.5
-2	r -2	0.01	0.25
-3	r ⁻³	0.001	0.125
-4	r -4	0.0001	0.0625
-5	r ⁻⁵	0.00001	0.03125



• $(403)_5 = 4 \times 5^2 + 0 \times 5^1 + 3 \times 5^0 = (103)_{10}$

• $(103)_{10} = 1 \times 10^2 + 0 \times 10^1 + 3 \times 10^0 = 103$

BASE CONVERSION - Positive Powers of 2

Useful for Base Conversion

Exponent	Value
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1024

Exponent	Value
11	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536
17	131,072
18	262,144
19	524,288
20	1,048,576
21	2,097,152

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Special Powers of 2

- 2¹⁰ (1024) is Kilo, denoted "K"
- 2²⁰ (1,048,576) is Mega, denoted "M"
- 2³⁰ (1,073, 741,824) is Giga, denoted "G"
- 2⁴⁰ (1,099,511,627,776) is Tera, denoted "T"

Commonly Occurring Bases

Name	Radix	Digits
Binary	2	0,1
Octal	8	0,1,2,3,4,5,6,7
Decimal	10	0,1,2,3,4,5,6,7,8,9
Hexadecimal	16	0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F

The six letters A, B, C, D, E, and F represent the digits for values 10, 11, 12, 13, 14, 15 (given in decimal), respectively, in hexadecimal. Alternatively, a, b, c, d, e, f can be used.

Binary System

- r = 2
- Digits = $\{0, 1\}$
- Every binary digit is called a bit
- When a bit is equal to zero, it does not contribute to the value of the number
- Example:
 - $(10011.101)_2 = (1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) + (1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3})$

•
$$(10011.101)_2 = (16 + 2 + 1) + (\frac{1}{2} + \frac{1}{8}) = (19.625)_{10}$$

Octal System

- r = 8
- Digits = $\{0, 1, 2, 3, 4, 5, 6, 7\}$
- Every digit is represented by 3-bits → More compact than binary
- Example:

•
$$(127.4)_8 = (1 \times 8^2 + 2 \times 8^1 + 7 \times 8^0) + (4 \times 8^{-1})$$

•
$$(127.4)_8 = (64 + 16 + 7) + \left(\frac{1}{2}\right) = (87.5)_{10}$$

Hexadecimal System

- r = 16
- Digits = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F}
- Every digit is represented by 4-bits
- Example:
 - $(B65F)_{16} = (11 \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + 15 \times 16^0)$
 - $(B65F)_{16} = (46687)_{10}$

Numbers in Different Bases

Good idea to memorize!

Decimal	Binary	Octal	Hexadecimal
(Base 10)	(Base 2)	(Base 8)	(Base 16)
00	00000	00	00
01	00001	01	01
02	00010	02	02
03	00011	03	03
04	00100	04	04
05	00101	05	05
06	00110	06	06
07	00111	07	07
08	01000	10	08
09	01001	11	09
10	01010	12	0A
11	01011	13	0B
12	01100	14	0 C
13	01101	15	0D
14	01110	16	0 E
15	01111	17	0 F
16	10000	20	10

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 1 22

Converting from any Base (r) to Decimal

$$(Number)_{r} = \left(\sum_{i=0}^{n-1} A_{i}r^{i}\right) + \left(\sum_{j=-m}^{-1} A_{j}r^{j}\right)$$

Integer Portion Fraction Portion

mugui i ui uu

 \mathbf{I}

Example: Convert 11010₂ to N₁₀:

Conversion from Decimal to Base (r)

Convert the Integer Part

Convert the Fraction Part

Join the two results with a radix point

Conversion Details

• To Convert the Integral Part:

- Repeatedly <u>divide</u> the number by the new radix and save the <u>remainders</u> until <u>the quotient is zero</u>
- The digits for the new radix are the remainders in <u>reverse order</u> of their computation
- If the new radix is > 10, then convert all remainders > 10 to digits A, B, ...

• To Convert the Fractional Part:

- Repeatedly <u>multiply</u> the fraction by the new radix and save the <u>integer</u> <u>digits</u> of the results until the <u>fraction is zero or your reached the required</u> <u>number of fractional digits</u>
- The digits for the new radix are the integer digits *in order* of their computation
- If the new radix is > 10, then convert all integers > 10 to digits A, B, ...

Example: Convert 46.6875₁₀ To Base 2

• C	onvert 4	46 to I	Base 2:
-----	----------	---------	---------

 $(46)_{10} = (101110)_2$

• Convert 0.6875 to Base 2:

 $(0.6875)_{10} = (0.1011)_2$

Division	Quotient	Remainder	
46/2	23	0	LSD
23/2	11	1	
11/2	5	1	
5/2	2	1	
2/2	1	0	
1/2	0	1	MSD

Multiplication	Answer	
0.6875*2	1.375	MSD
0.375*2	0.75	
0.75*2	1.5	
0.5*2	1.0	

• Join the results together with the radix point: $(46.6875)_{10} = (101110.1011)_2$

Example: Convert 153.513₁₀ To Base 8

• Convert 153 to Base 8:

 $(153)_{10} = (231)_8$

Division	Quotient	Remainder	
153/8	19	1	
19/8	2	3	
2/8	0	2	

- Convert 0.513 to Base 8: (Up to 3 digits)
 - Truncate:

 $(0.513)_{10} = (0.406)_8$

• Round:

 $(0.513)_{10} = (0.407)_8$

Multiplication	Answer]
0.513*8	4.104	MSD
0.104*8	0.832	
0.832*8	6.656	
0.656*8	5.248	LSD

• Join the results together with the radix point: $(153.513)_{10} = (231.407)_8$

Example: Convert 423₁₀ To Base 16

Division	Quotient	Remainder	
423/16	26	7	LSD
26/16	1	10	
1/16	0	1	MSD

 $(423)_{10} = (1A7)_{16}$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Converting Decimal to Binary: Alternative Method

- Subtract the largest power of 2 that gives a positive remainder and record the power
- Repeat, subtracting from the prior remainder and recording the power, until the remainder is zero
- Place 1's in the positions in the binary result corresponding to the powers recorded; in all other positions place 0's

Example: Convert 46.6875₁₀ To Base 2 Using Alternative Method

• Convert 46 to Base 2:

 $(46)_{10} = (101110)_2$

• Convert 0.6875 to Base 2:

 $(0.6875)_{10} = (0.1011)_2$

Subtract	Remainder	Power
46-32	14	5
14-8	6	3
6-4	2	2
2-2	0	1

Subtract	Remainder	Power
0.6875-0.5	0.1875	-1
0.1875-0.125	0.0625	-3
0.0625-0.0625	0	-4

• Join the results together with the radix point:

 $(46.6875)_{10} = (101110.1011)_2$

• Easier way to do it:

Power	6	5	4	3	2	1	0	•	-1	-2	-3	-4
	0	1	0	1	1	1	0	•	1	0	1	1

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Additional Issue - Fractional Part

- Note that in this conversion, the fractional part can become 0 as a result of the repeated multiplications
- In general, it may take many bits to get this to happen or it may never happen
- Example Problem: Convert 0.65₁₀ to N₂
 - 0.65 = 0.1010011001001 ...
 - The fractional part begins repeating every 4 steps yielding repeating 1001 forever!
- Solution: Specify number of bits to right of radix point and <u>round</u> or <u>truncate</u> to this number

Checking the Conversion

- To convert back, sum the digits times their respective powers of r
- From the prior conversion of 46.6875₁₀
 - $101110_{2} = 1 \cdot 32 + 0 \cdot 16 + 1 \cdot 8 + 1 \cdot 4 + 1 \cdot 2 + 0 \cdot 1$ = 32 + 8 + 4 + 2 = 46
 - $\begin{array}{ll} 0.1011_2 & = 1/2 + 1/8 + 1/16 \\ & = 0.5000 + 0.1250 + 0.0625 \\ & = 0.6875 \end{array}$

Octal (Hexadecimal) to Binary and Back: Method1

- Octal (Hexadecimal) to Binary:
 - 1. Convert octal (hexadecimal) to decimal (Slide 23)
 - 2. Covert decimal to binary (Slide 24 or Slide 29)
- Binary to Octal (Hexadecimal):
 - 1. Convert binary to decimal (Slide 23)
 - 2. Covert decimal to octal (hexadecimal) (Slide 24)

Octal (Hexadecimal) to Binary and Back: Method2 (Easier)

- Octal (Hexadecimal) to Binary:
 - <u>*Restate*</u> the octal (hexadecimal) as three (four) binary digits starting at the radix point and going both ways
- Binary to Octal (Hexadecimal):
 - <u>*Group*</u> the binary digits into three (four) bit groups starting at the radix point and going both ways, padding with zeros as needed
 - Convert each group of three (four) bits to an octal (hexadecimal) digit

Octal	0	1	2	3	4	5	6	7
Binary	000	001	010	011	100	101	110	111

Hexadecimal	0	1	2	3	4	5	6	7
Binary	0000	0001	0010	0011	0100	0101	0110	0111
Hexadecimal	8	9	А	В	С	D	Е	F
Binary	1000	1001	1010	1011	1100	1101	1110	1111

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 1 34

Examples

- $(673.12)_8 = (110\ 111\ 011\ .\ 001\ 010)_2$
- $(3A6.C)_{16} = (0011\ 1010\ 0110\ .\ 1100)_2$
- $(10110001101011.1111000001)_2 = (?)_8$

 $(10/110/001/101/011.111/100/000/1)_2 = (26153.7404)_8$

• $(10110001101011.1111000001)_2 = (?)_{16}$ (10/1100/0110/1011.1111/0000/01)_2 = (2C6B.F04)_{16}

Octal to Hexadecimal via Binary

- Convert octal to binary
- Use groups of <u>four bits</u> and convert to hexadecimal digits
- Example: Octal to Binary to Hexadecimal

```
(635.177)_{8} \downarrow (110\ 011\ 101\ .\ 001\ 111\ 111)_{2} \downarrow (1/1001/1101\ .\ 0011/1111/1)_{2} \downarrow (1/1001/1101\ .\ 0011/1111/1)_{2} \downarrow (19D.3F8)_{16}
```

One last Conversion Example

• Given that $(365)_r = (194)_{10}$, compute the value of r?

$$3 \times r^2 + 6 \times r^1 + 5 \times r^0 = 194$$

 $3r^2 + 6r + 5 = 194$

- $3r^2 + 6r 189 = 0$
 - $r^2 + 2r 63 = 0$
- (r-7)(r+9) = 0
 - r = 7

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Binary Numbers and Binary Coding

Flexibility of representation

- Within constraints below, can assign any binary combination (called a *code word*) to any data as long as data is uniquely encoded
- Information Types
 - <u>Numeric</u>
 - Must represent range of data needed
 - Very desirable to represent data such that simple, straightforward computation for common arithmetic operations permitted
 - Tight relation to binary numbers
 - Non-numeric
 - Greater flexibility since arithmetic operations not applied
 - Not tied to binary numbers

Non-numeric Binary Codes

- Given *n* binary digits (called <u>bits</u>), a <u>binary code</u> is a mapping from a set of <u>represented elements</u> to a subset of the 2ⁿ binary numbers.
- Example: A binary code for the seven colors of the rainbow
- Code 100 is not used

Color	Binary Number
Red	000
Orange	001
Yellow	010
Green	011
Blue	101
Indigo	110
Violet	111

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Number of Bits Required

Given *M* elements to be represented by a binary code, the minimum number of bits, *n*, needed, satisfies the following relationships:

$$2^n \ge M > 2^{n-1}$$

 $n = [log_2 M]$, where [x] is called

the *ceiling function*, is the integer greater than or equal to *x*.

Example: How many bits are required to represent <u>decimal</u> <u>digits</u> with a binary code?

$$M = 10$$

$$n = [log_2 10] = [3.33] = 4$$

Number of Elements Represented

- Given *n* digits in radix *r*, there are r^n distinct elements that can be represented.
- But, you can represent m elements, $m \leq r^n$ Examples:
 - You can represent 4 elements in radix r = 2 with n = 2 digits: (00, 01, 10, 11).
 - You can represent 4 elements in radix r = 2 with n = 4 digits: (0001, 0010, 0100, 1000).
 - This second code is called a "<u>one hot</u>" code.

DECIMAL CODES - Binary Codes for Decimal Digits

There are over 8,000 ways that you can chose 10 elements from the 16 binary numbers of 4 bits. A few are useful:

Decimal	8, 4, 2, 1	Excess 3	8, 4, -2, -1	Gray
0	0000	0011	0000	0000
1	0001	0100	0111	0001
2	0010	0101	0110	0011
3	0011	0110	0101	0010
4	0100	0111	0100	0110
5	0101	1000	1011	1110
6	0110	1001	1010	1010
7	0111	1010	1001	1011
8	1000	1011	1000	1001
9	1001	1100	1111	1000

Binary Coded Decimal (BCD)

- Numeric code
- The BCD code is the 8, 4, 2, 1 code
- 8, 4, 2, and 1 are weights \rightarrow BCD is a *weighted* code
- This code is the simplest, most intuitive binary code for decimal digits and uses the same powers of 2 as a binary number, *but only encodes the first ten values from 0 to 9*
- Example: 1001 (9) = 1000 (8) + 0001 (1)
- How many "invalid" code words are there?
 - Answer: 6
- What are the "invalid" code words?
 - Answer: 1010, 1011, 1100, 1101, 1110, 1111

Warning: Conversion or Coding?

Do NOT mix up *conversion* of a decimal number to a binary number with *coding* a decimal number with a BINARY CODE.

13₁₀ = 1101₂ (This is <u>conversion</u>)

• 13 \Leftrightarrow 0001|0011 (This is <u>coding</u>)

Excess 3 Code and 8, 4, -2, -1 Code

- What interesting property is common to these two codes?
 - Answer: Both codes have the property that the codes for 0 and 9, 1 and 8, etc. can be obtained from each other by replacing the 0's with the 1's and vice-versa. Such a code is sometimes called a *complement code*.

Decimal	Excess 3	8, 4, -2, -1
0	0011	0000
1	0100	0111
2	0101	0110
3	0110	0101
4	0111	0100
5	1000	1011
6	1001	1010
7	1010	1001
8	1011	1000
9	1100	1111

ALPHANUMERIC CODES - ASCII Character Codes

- Non-numeric code
- ASCII stands for American Standard Code for Information Interchange (Refer to Table 1-5 in the text)
- This code is a popular code used to represent information sent as character-based data. It uses 7bits (i.e. 128 characters) to represent:
 - 95 Graphic printing characters
 - 33 Non-printing characters

ASCII Code Table

	Least Significant																
							A	SCII	: Cod	le C	hart						
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
	0	NUL	SOH	STX	ETX	EOT	ENQ	ACK	BEL	BS	HT	LF	VT	FF	CR	S0	SI
ant	1	DLE	DC1	DC2	DC3	DC4	NAK	SYN	ETB	CAN	ЕМ	SUB	ESC	FS	GS	RS	US
Significant	2		!		#	\$	%	&		()	*	+	,	-	•	/
B	3	0	1	2	3	4	5	6	7	8	9		;	٨	=	٨	?
t Si	4	0	Α	В	С	D	Ε	F	G	Η	I	J	Κ	L	М	Ν	0
Most	5	Р	Q	R	S	Т	U	V	W	Х	Y	Z]	\]	^	_
	6	`	а	b	с	d	е	f	g	h	i	j	k	ι	m	n	0
	7	р	q	r	S	t	u	V	W	X	у	z	{		}	2	DEL

ASCII Character Codes

- Graphic printing characters
 - 26 upper case letters (A-Z)
 - 26 lower case letters (a-z)
 - 10 numerals (0-9)
 - 33 special characters (e.g. %, @, \$)
- Non-printing characters
 - Format effectors: used for text format (e.g. BS = Backspace, CR = carriage return)
 - Information separators: used to separate the data into paragraphs and pages (e.g. RS = record separator, FS = file separator)
 - Communication control characters (e.g. STX and ETX start and end text areas).

ASCII Properties

- ASCII has some interesting properties:
 - Digits 0 to 9 span Hexadecimal values 30_{16} to 39_{16}
 - Upper case A-Z span 41_{16} to $5A_{16}$
 - Lower case a-z span 61_{16} to $7A_{16}$
 - Lower to upper case translation (and vice versa) occurs by flipping bit 6

UNICODE

- UNICODE extends ASCII to 65,536 universal characters codes:
 - Non-numeric
 - For encoding characters in world languages
 - Available in many modern applications
 - 2 byte (16-bit) code words

PARITY BIT Error-Detection Codes

- Non-numeric
- *Redundancy* (e.g. extra information), in the form of extra bits, can be incorporated into binary code words to detect and correct errors
- A simple form of redundancy is *parity*, an extra bit appended onto the code word to make the number of 1's odd or even. Parity can detect all single-bit errors and some multiple-bit errors
- A code word has *even parity* if the number of 1's in the code word is even
- A code word has *odd parity* if the number of 1's in the code word is odd

4-Bit Parity Code Example

• Fill in the even and odd parity bits:

Even Parity Message	Odd Parity Message
0000	<u>0001</u>
001 <u>1</u>	<u>0010</u>
010 <u>1</u>	010 <u>0</u>
011 <u>0</u>	011 <u>1</u>
100 <u>1</u>	100 <u>0</u>
101 <u>0</u>	101 <u>1</u>
110 <u>0</u>	110 <u>1</u>
111 <u>1</u>	<u>1110</u>

 The code word "1111" has <u>even parity</u> and the code word "1110" has <u>odd parity</u>. Both can be used to represent the same 3-bit data

Logic and Computer Design Fundamentals Chapter 2 – Combinational Logic Circuits

Part 1 – Gate Circuits and Boolean Equations

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Updated by Dr. Waleed Dweik

Combinational Logic Circuits

- Digital (logic) circuits are hardware components that manipulate binary information.
- Integrated circuits: transistors and interconnections.
 - Basic circuits is referred to as *logic gates*
 - The outputs of gates are applied to the inputs of other gates to form a digital circuit
- Combinational? Later...

Overview

Part 1 – Gate Circuits and Boolean Equations

- Binary Logic and Gates
- Boolean Algebra
- Standard Forms

Part 2 – Circuit Optimization

- Two-Level Optimization
- Map Manipulation
- Practical Optimization (Espresso)
- Multi-Level Circuit Optimization

Part 3 – Additional Gates and Circuits

- Other Gate Types
- Exclusive-OR Operator and Gates
- High-Impedance Outputs

Binary Logic and Gates

- Binary variables take on one of two values
- Logical operators operate on binary values and binary variables
- Basic logical operators are the logic functions AND, OR and NOT
- Logic gates implement logic functions
- Boolean Algebra: a useful mathematical system for specifying and transforming logic functions
- We study Boolean algebra as a foundation for designing and analyzing digital systems!

Binary Variables

- Recall that the two binary values have different names:
 - True/False
 - On/Off
 - Yes/No
 - 1/0
- We use 1 and 0 to denote the two values
- Variable identifier examples:
 - A, B, y, z, or X_1 for now
 - RESET, START_IT, or ADD1 later

Logical Operations

- The three basic logical operations are:
 - AND
 - OR
 - NOT
- AND is denoted by a dot (\cdot) or (Λ)
- OR is denoted by a plus (+) or (V)
- NOT is denoted by an over-bar (), a single quote mark () after, or (~) before the variable

Notation Examples

- Examples:
 - $Z = X \cdot Y = XY = X \wedge Y$: is read "Z is equal to X AND Y"
 - Z = 1 if and only if X = 1 and Y = 1; otherwise, Z = 0
 - $Z = X + Y = X \lor Y$: is read "Z is equal to X OR Y"
 - Z = 1 if (only X = 1) or if (only Y = 1) or if (X = 1 and Y = 1)
 - $Z = \overline{X} = X' = \sim X$: is read "Z is equal to NOT X"

• Z = 1 if X = 0; otherwise, Z = 0

- Notice the difference between arithmetic addition and logical OR:
 - The statement:


1 + 1 = 2 (read "one <u>plus</u> one equals two")

is not the same as

1 + 1 = 1 (read "1 <u>or</u> 1 equals 1")

Operator Definitions

Operations are defined on the values "0" and "1" for each operator:



Truth Tables


- *Truth table* a tabular listing of the values of a function for all possible combinations of values on its arguments
- Example: Truth tables for the basic logic operations:

AND					OR	NOT						
Inp	puts	Output		Inputs		Inputs		Inputs		Output	Inputs	Output
X	Y	$\mathbf{Z} = \mathbf{X} \cdot \mathbf{Y}$		X	Y	Z = X + Y	X	$Z = \overline{X}$				
0	0	0		0	0	0	0	1				
0	1	0		0	1	1	1	0				
1	0	0		1	0	1						
1	1	1		1	1	1						

Logic Function Implementation


- Using Switches
 - For inputs:
 - logic 1 is <u>switch closed</u>
 - logic 0 is <u>switch open</u>
 - For outputs:
 - logic 1 is <u>light on</u>
 - logic 0 is <u>light off</u>
 - NOT uses a switch such that:
 - logic 1 is <u>switch open</u>
 - logic 0 is <u>switch closed</u>

Switches in parallel => OR




Switches in series => AND

Normally-closed switch => NOT



Logic Function Implementation (Continued)

Example: Logic Using Switches



Light is

ON(L = 1) for $L(A, B, C, D) = A \cdot (B\overline{C} + D) = AB\overline{C} + AD$ and OFF(L = 0), otherwise.

 Useful model for relay circuits and for CMOS gate circuits, the foundation of current digital logic technology


Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 1 12

Logic Gates

- In the earliest computers, switches were opened and closed by magnetic fields produced by energizing coils in *relays*. The switches in turn opened and closed the current paths
- Later, *vacuum tubes* that open and close current paths electronically replaced relays
- Today, *transistors* are used as electronic switches that open and close current paths
- Optional: Chapter 6 Part 1: The Design Space


Logic Gate Symbols and Behavior



PowerPoint[®] Slides © 2008 Pearson Education, Inc. (b) Timing diagram


Gate Delay


- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously
- The delay between an input change(s) and the resulting output change is the *gate delay* denoted by t_{G} :



Logic Gates: Inputs and Outputs

- NOT (inverter)
 - Always one input and one output
- AND and OR gates
 - Always one output
 - Two or more inputs





Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Boolean Algebra


- An algebra dealing with binary variables and logic operations
 - Variables are designated by letters of the alphabet
 - Basic logic operations: AND, OR, and NOT
- *A Boolean expression* is an algebraic expression formed by using binary variables, constants 0 and 1, the logic operation symbols, and parentheses

• E.g.: X . 1, A + B + C, (A + B)(C + D)

- *A Boolean function* consists of a binary variable identifying the function followed by equals sign and a Boolean expression
 - E.g.: F = A + B + C, $L(D, X, A) = DX + \overline{A}$

Logic Diagrams and Expressions

- 1. Equation: $F = X + \overline{Y}Z$
- 2. Logic Diagram:




- 3. Truth Table:
- Boolean equations, truth tables and logic diagrams describe the <u>same</u> function!
- Truth tables are <u>unique</u>; expressions and logic diagrams are not. This gives flexibility in implementing functions.

X	Y	Z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Example

- Draw the logic diagram and the truth table of the following Boolean function: $F(W, X, Y) = XY + W\overline{Y}$
- Logic Diagram:
- Truth Table:

W	X	Y	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1



This example represents a *Single Output Function*

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.


Example

- Draw the logic diagram and the truth table of the following Boolean functions: $F(W, X) = \overline{W}\overline{X} + W, G(W, X) = W + \overline{X}$
- Logic Diagram: W Truth Table: Х W Х F G 0 0 1 1 G 0 1 0 0 1 0 1 1 1 1 1 1

This example represents a *Multiple Output Function*

Example:

Given the following logic diagram, write the corresponding Boolean equation:



Logic circuits of this type are called combinational logic circuits since the variables are combined by logical operations

Basic Identities of Boolean Algebra

6			
1. $X + 0 = X$	2. $X \cdot 1 = X$	Evistance of 0 and 1	
3. $X + 1 = 1$	4. $X \cdot 0 = 0$	Existence of 0 and 1	
5. X + X = X	$6. X \cdot X = X$	Idempotence	
$7. X + \overline{X} = 1$	$8. X . \overline{X} = 0$	Existence of complement	
9. $\overline{X} = X$		Involution	
10.X + Y = Y + X	11.XY = YX	Commutative Laws	
12.(X + Y) + Z = X + (Y + Z)	13.(XY)Z = X(YZ)	Associative Laws	
14.X(Y+Z) = XY + XZ	15.X + YZ = (X + Y)(X + Z)	Distributive Laws	
$16.\overline{X+Y} = \overline{X}.\overline{Y}$	$17.\overline{X.Y} = \overline{X} + \overline{Y}$	DeMorgan's Laws	

Some Properties of Identities & the Algebra

- If the meaning is unambiguous, we leave out the symbol
- The identities above are organized into pairs
 - The *dual* of an algebraic expression is obtained by interchanging (+) and (·) and interchanging 0's and 1's
 - The identities appear in *dual* pairs. When there is only one identity on a line the identity is *self-dual*, i. e., the dual expression = the original expression.

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself
- Examples:

•
$$F = (A + \overline{C}) \cdot B + 0$$

Dual
$$F = (A \cdot \overline{C}) + B \cdot 1 = A \cdot \overline{C} + B$$

•
$$G = XY + (\overline{W + Z})$$

• Dual
$$G = (X + Y)$$
. $\overline{WZ} = (X + Y)$. $(\overline{W} + \overline{Z})$

- H = AB + AC + BC
 - Dual H = (A + B)(A + C)(B + C) = (A + BC)(B + C)= AB + AC + BC
- Are any of these functions self-dual?
 - Yes, H is self-dual

Boolean Operator Precedence

- The order of evaluation in a Boolean expression is:
 - 1. Parentheses
 - **2.** NOT
 - 3. AND
 - **4**. OR
- Consequence: Parentheses appear around OR expressions
- Examples:
 - $F = A(B+C)(C+\overline{D})$
 - $F = \sim AB = \overline{A}B$
 - F = AB + C
 - F = A(B+C)

Useful Boolean Theorems

Theorem	Dual	Name	
$x.y + \bar{x}.y = y$	$(x+y)(\bar{x}+y) = y$	Minimization	
$x + x \cdot y = x$	x.(x+y) = x	Absorption	
$x + \bar{x} \cdot y = x + y$	Simplification		
$x.y + \bar{x}.z + y.$	Conconcura		
$(x+y)(\bar{x}+z)(y+z) = (x+y)(\bar{x}+z)$		Consensus	

Example 1: Boolean Algebraic Proof

• $A + A \cdot B = A$ (Absorption Theorem)

Proof Steps	Justification (identity or theorem)
$A + A \cdot B$	
$=A \cdot 1 + A \cdot B$	$X = X \cdot 1$
$=A \cdot (1+B)$	Distributive Law
$=A \cdot 1$	1 + X = 1
=A	$X \cdot 1 = X$

- Our primary reason for doing proofs is to learn:
 - Careful and efficient use of the identities and theorems of Boolean algebra
 - How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

Example 2: Boolean Algebraic Proofs

• $AB + \overline{A}C + BC = AB + \overline{A}C$

(Consensus Theorem)

Proof Steps	Justification (identity or theorem)		
$AB + \overline{A}C + BC$			
$= AB + \overline{A}C + 1.BC$	1 . $X = X$		
$= AB + \overline{A}C + (A + \overline{A}).BC$	$X + \overline{X} = 1$		
$= AB + \overline{A}C + ABC + \overline{A}BC$	Distributive Law		
$= AB + ABC + \overline{A}C + \overline{A}BC$	Commutative Law		
$= AB. 1 + AB. C + \overline{A}C. 1 + \overline{A}C. B$	X.1 = X and Commutative Law		
$=AB(1+C)+\overline{A}C(1+B)$	Distributive Law		
$= AB.1 + \overline{A}C.1$	1 + X = 1		
$= AB + \overline{A}C$	X. 1 = X		

Proof of Simplification

• $A + \overline{A} \cdot B = A + B$ (Simplification Theorem)

Proof Steps	Justification (identity or theorem)
$A + \overline{A}.B$	
$= (A + \bar{A})(A + B)$	Distributive Law
= 1.(A + B)	$X + \overline{X} = 1$
= A + B	X.1 = X

• A. $(\overline{A} + B) = AB$ (Simplification Theorem)

Proof Steps	Justification (identity or theorem)
$A.(\bar{A}+B)$	
$= (A.\bar{A}) + (A.B)$	Distributive Law
= 0 + AB	$X.\overline{X} = 0$
= AB	X + 0 = X

Proof of Minimization

• $A \cdot B + \overline{A} \cdot B = B$ (Minimization Theorem)

Proof Steps	Justification (identity or theorem)
$A.B + \overline{A}.B$	
$= B(A + \overline{A})$	Distributive Law
= B.1	$X + \overline{X} = 1$
= B	X.1 = X

• $(A + B)(\overline{A} + B) = B$ (Minimization Theorem)

Proof Steps	Justification (identity or theorem)
$(A+B)(\bar{A}+B)$	
$= B + (A.\overline{A})$	Distributive Law
= B + 0	$X.\overline{X} = 0$
= B	X + 0 = X

Proof of DeMorgan's Laws (1)

- $\overline{X+Y} = \overline{X} \cdot \overline{Y}$ (DeMorgan's Law)
 - We will show that, \overline{X} . \overline{Y} , satisfies the definition of the complement of (X + Y), defined as $\overline{X + Y}$ by DeMorgan's Law.
 - To show this, we need to show that A + A' = 1 and $A \cdot A' = 0$ with A = X + Y and $A' = X' \cdot Y'$. This proves that $X' \cdot Y' = \overline{X + Y}$.
- Part 1: Show X + Y + X'. Y' = 1

Proof Steps	Justification (identity or theorem)		
(X+Y)+X'.Y'			
= (X + Y + X')(X + Y + Y')	Distributive Law		
= (1+Y)(X+1)	$X + \overline{X} = 1$		
= 1.1	X + 1 = 1		
= 1	X.1 = X		

Proof of DeMorgan's Laws (2)

• Part 2: Show $(X + Y) \cdot X' \cdot Y' = 0$

Proof Steps	Justification (identity or theorem)		
(X+Y). X' . Y'			
= (X.X'.Y') + (Y.X'.Y')	Distributive Law		
= (0.Y') + (X'.0)	$X.\overline{X} = 0$		
= 0 + 0	X.0 = 0		
= 0	X + 0 = X		

- Based on the above two parts, $X' \cdot Y' = \overline{X + Y}$
- The second DeMorgans' law is proved by duality
- Note that DeMorgan's law, given as an identity is not an axiom in the sense that it can be proved using the other identities.

Example 3: Boolean Algebraic Proofs

• $\overline{(X+Y)}Z + X\overline{Y} = \overline{Y}(X+Z)$

Proof Steps	Justification (identity or theorem)		
$\overline{(X+Y)}Z + X\overline{Y}$			
= X'Y'Z + X.Y'	DeMorgan's law		
= Y'(X'Z + X)	Distributive law		
= Y'(X + X'Z)	Commutative law		
= Y'(X+Z)	Simplification Theorem		

Boolean Function Evaluation

- $F_1 = xy\bar{z}$
- $F_2 = x + \overline{y}z$
- $F_3 = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}$
- $F_4 = x\overline{y} + \overline{x}z$

X	У	Z	F ₁	F ₂	F ₃	F ₄
0	0	0	0	0	1	0
0	0	1	0	1	0	1
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	1	1	1
1	0	1	0	1	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0

Expression Simplification

- An application of Boolean algebra
- Simplify to contain the smallest number of <u>literals</u> (complemented and uncomplemented variables)
- Example: Simplify the following Boolean expression
 - AB + A'CD + A'BD + A'CD' + ABCD

Simplification Steps	Justification (identity or theorem)
AB + A'CD + A'BD + A'CD' + ABCD	
= AB + ABCD + A'CD + A'CD' + A'BD	Commutative law
= AB(1 + CD) + A'C(D + D') + A'BD	Distributive law
= AB.1 + A'C.1 + A'BD	1 + X = 1 and $X + X' = 1$
= AB + A'C + A'BD	X.1 = X
= AB + A'BD + A'C	Commutative law
= B(A + A'D) + A'C	Distributive law
$= B(A + D) + A'C \rightarrow 5 Literals$	Simplification Theorem

Complementing Functions

- Use DeMorgan's Theorem to complement a function:
 - 1. Interchange AND and OR operators
 - 2. Complement each constant value and literal
- Example: Complement F = x'yz' + xy'z'

$$F' = (x + y' + z)(x' + y + z)$$

• Example: Complement G = (a' + bc)d' + e

$$G' = (a(b' + c') + d).e'$$

Example

- Simplify the following:
 - F = X'YZ + X'YZ' + XZ

0


0


1

1

1

1






	Simplification Steps		(identity or theorem)
X'YZ + X'YZ' + XZ			
	=	X'Y(Z+Z')+XZ	Distributive law
	=	X'Y.1 + XZ	X + X' = 1
	=	X'Y + XZ	X.1 = X
У	Ζ	X'YZ + X'YZ' + XZ	X'Y + XZ
0	0	0	0
0	1	0	0
1	0	1	1
1	1	1	1
0	0	0	0
0	1	1	1
1	0	0	0
1	1	1	1
 		3 terms and 8 literals	2 terms and 4 literals

Example

- Show that F = x'y' + xy' + x'y + xy = 1
 - Solution1: Truth Table



• Solution2: Boolean Algebra

Proof Steps	(identity or theorem)
x'y' + xy' + x'y + xy	
= y'(x'+x) + y(x'+x)	Distributive law
= y'.1 + y.1	X + X' = 1
= y' + y	X.1 = X
= 1	X + X' = 1

Examples

• Show that ABC + A'C' + AC' = AB + C' using Boolean algebra.

Proof Steps	(identity or theorem)
ABC + A'C' + AC'	
= ABC + C'(A' + A)	Distributive law
= ABC + C'.1	X + X' = 1
= ABC + C'	X.1 = X
= (AB + C')(C + C')	Distributive law
= (AB + C').1	X + X' = 1
= AB + C'	X.1 = X

• Find the dual and the complement of $f = wx + y'z \cdot 0 + w'z$


•
$$Dual(f) = (w + x)(y' + z + 1)(w' + z)$$

•
$$f' = (w' + x')(y + z' + 1)(w + z')$$

Overview – Canonical Forms

- What are Canonical Forms?
- Minterms and Maxterms
- Index Representation of Minterms and Maxterms
- Sum-of-Minterm (SOM) Representations
- Product-of-Maxterm (POM) Representations
- Representation of Complements of Functions
- Conversions between Representations

Boolean Representation Forms



Canonical Forms

- It is useful to specify Boolean functions in a form that:
 - Allows comparison for equality
 - Has a correspondence to the truth tables
 - Facilitates simplification
- Canonical Forms in common usage:
 - Sum of Minterms (SOM)
 - Product of Maxterms (POM)

Minterms

- *Minterms* are AND terms with *every variable* present in either true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., x̄), there are 2ⁿ minterms for n variables
- <u>Example</u>: Two variables (X and Y) produce $2^2 = 4$ combinations:
 - *XY* (both normal)
 - $X\overline{Y}$ (X normal, Y complemented)
 - $\overline{X}Y$ (X complemented, Y normal)
 - $\overline{X}\overline{Y}$ (both complemented)

• Thus there are *four minterms* of two variables

Maxterms

- Maxterms are OR terms with every variable in true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., x̄), there are 2ⁿ maxterms for *n* variables
- Example: Two variables (X and Y) produce 2² = 4 combinations:
 - X + Y (both normal)
 - $X + \overline{Y}$ (X normal, Y complemented)
 - $\overline{X} + Y$ (X complemented, Y normal)

(both complemented)

 $\overline{X} + \overline{Y}$

Maxterms and Minterms

• Examples: Three variable (X, Y, Z) minterms and maxterms

Index	Minterm (m)	Maxterm (M)
0	$\overline{X}\overline{Y}\overline{Z}$	X + Y + Z
1	$\overline{X}\overline{Y}Z$	$X + Y + \overline{Z}$
2	$\overline{X}Y\overline{Z}$	$X + \overline{Y} + Z$
3	$\overline{X}YZ$	$X + \overline{Y} + \overline{Z}$
4	$X\overline{Y}\overline{Z}$	$\overline{X} + Y + Z$
5	$X\overline{Y}Z$	$\overline{X} + Y + \overline{Z}$
6	$XY\overline{Z}$	$\overline{X} + \overline{Y} + Z$
7	XYZ	$\overline{X} + \overline{Y} + \overline{Z}$

• The *index* above is important for describing which variables in the terms are true and which are complemented

Standard Order

- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the *same order (usually alphabetically)*
- Example: For variables a, b, c:
 - Maxterms: $(a + b + \overline{c}), (a + b + c)$
 - Terms: (b + a + c), $a\overline{c}b$, and (c + b + a) are NOT in standard order.
 - Minterms: $a\overline{b}c$, abc, $\overline{a}\overline{b}c$
 - Terms: (a + c), $\overline{b}c$, and $(\overline{a} + b)$ do not contain all variables

Purpose of the Index

- The *index* for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true form or complemented form
- For Minterms:
 - "0" means the variable is "Complemented"
 - "1" means the variable is "Not Complemented"
- For Maxterms:
 - "0" means the variable is "Not Complemented"
 - "1" means the variable is "Complemented"

Index Example: Three Variables

Index (Decimal)	Index (Binary) n = 3 Variables	Minterm (m)	Maxterm (M)
0	000	$m_0 = \bar{X}\bar{Y}\bar{Z}$	$M_0 = X + Y + Z$
1	001	$m_1 = \bar{X}\bar{Y}Z$	$M_1 = X + Y + \bar{Z}$
2	010	$m_2 = \bar{X}Y\bar{Z}$	$M_2 = X + \overline{Y} + Z$
3	011	$m_3 = \overline{X}YZ$	$M_3 = X + \overline{Y} + \overline{Z}$
4	100	$m_4 = X \overline{Y} \overline{Z}$	$M_4 = \bar{X} + Y + Z$
5	101	$m_5 = X\overline{Y}Z$	$M_5 = \bar{X} + Y + \bar{Z}$
6	110	$m_6 = XY\overline{Z}$	$M_6 = \overline{X} + \overline{Y} + Z$
7	111	$m_7 = XYZ$	$M_7 = \bar{X} + \bar{Y} + \bar{Z}$

Index Example: Four Variables

i (Decimal)	i (Binary) n = 4 Variables	m _i	$\mathbf{M}_{\mathbf{i}}$
0	0000	$ar{a}ar{b}ar{c}ar{d}$	a+b+c+d
1	0001	$\overline{a}\overline{b}\overline{c}d$	$a + b + c + \overline{d}$
3	0011	$\overline{a}\overline{b}cd$	$a + b + \bar{c} + \bar{d}$
5	0101	$ar{a}bar{c}d$	$a + \overline{b} + c + \overline{d}$
7	0111	$ar{a}bcd$	$a + \overline{b} + \overline{c} + \overline{d}$
10	1010	$a\overline{b}c\overline{d}$	$\bar{a} + b + \bar{c} + d$
13	1101	abīcd	$\bar{a} + \bar{b} + c + \bar{d}$
15	1111	abcd	$\bar{a} + \bar{b} + \bar{c} + \bar{d}$

Minterm and Maxterm Relationship

- Review: DeMorgan's Theorem
 - $\overline{x.y} = \overline{x} + \overline{y}$ and $\overline{x+y} = \overline{x}.\overline{y}$
- Two-variable example:
 - $M_2 = \overline{x} + y$ and $m_2 = x \cdot \overline{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{x} + y = \overline{x} \cdot \overline{y} = x \cdot \overline{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{x. \overline{y}} = \overline{x} + \overline{\overline{y}} = \overline{x}. y$
 - Thus, M₂ is the complement of m₂ and vice-versa
- Since DeMorgan's Theorem holds for *n* variables, the above holds for terms of *n* variables:

$$M_i = \overline{m_i}$$
 and $m_i = \overline{M_i}$

• Thus, M_i is the complement of m_i and vice-versa

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 1 50

Function Tables for Both

Minterms of 2 variables:

Maxterms of 2 variables:

xy	m ₀	m ₁	m ₂	m ₃
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1

xy	M ₀	M ₁	M ₂	M ₃
00	0	1	1	1
01	1	0	1	1
10	1	1	0	1
11	1	1	1	0

Each column in the maxterm function table is the complement of the column in the minterm function table since M_i is the complement of m_i.

Observations

- In the function tables:
 - Each *minterm* has one and only one 1 present in the 2^n terms (a <u>minimum</u> of 1s). All other entries are 0.
 - Each *maxterm* has one and only one 0 present in the 2^{*n*} terms All other entries are 1 (a <u>maximum</u> of 1s).
- We can implement any function by
 - "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function.
 - "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function.
- This gives us two <u>canonical forms</u> for stating any Boolean function:
 - Sum of Minterms (SOM)
 - Product of Maxterms (POM)

Minterm Function Example

• Example: Find $F_1 = m_1 + m_4 + m_7$

•
$$F_1 = x'y'z + xy'z' + xyz$$

xyz	Index	$m_1 + m_4 + m_7 = F_1$
000	0	0 + 0 + 0 = 0
001	1	1 + 0 + 0 = 1
010	2	0 + 0 + 0 = 0
011	3	0 + 0 + 0 = 0
100	4	0 + 1 + 0 = 1
101	5	0 + 0 + 0 = 0
110	6	0 + 0 + 0 = 0
111	7	0 + 0 + 1 = 1

Minterm Function Example

- $F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$
- F(A, B, C, D, E) = A'B'C'DE' + A'BC'D'E+ AB'C'D'E + AB'CDE

Maxterm Function Example

- Example: Implement F1 in maxterms:
- $F_1 = M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6$
- $F_1 = (x + y + z) \cdot (x + y' + z) \cdot (x + y' + z') \cdot (x' + y + z') \cdot (x' + y' + z)$

xyz	Index	$M_0 . M_2 . M_3 . M_5 . M_6 = F_1$
000	0	0.1.1.1.1 = 0
001	1	$1 \cdot 1 \cdot 1 \cdot 1 = 1$
010	2	$1 \cdot 0 \cdot 1 \cdot 1 \cdot 1 = 0$
011	3	$1 \cdot 1 \cdot 0 \cdot 1 \cdot 1 = 0$
100	4	$1 \cdot 1 \cdot 1 \cdot 1 = 1$
101	5	$1 \cdot 1 \cdot 1 \cdot 0 \cdot 1 = 0$
110	6	$1 \cdot 1 \cdot 1 \cdot 1 \cdot 0 = 0$
111	7	$1 \cdot 1 \cdot 1 \cdot 1 = 1$

Maxterm Function Example

• $F(A, B, C, D) = M_3 \cdot M_8 \cdot M_{11} \cdot M_{14}$

•
$$F(A, B, C, D)$$

= $(A + B + C' + D') \cdot (A' + B + C + D) \cdot (A' + B + C' + D') \cdot (A' + B' + C' + D)$

Canonical Sum of Minterms

- Any Boolean function can be expressed as a <u>Sum</u> <u>of Minterms (SOM)</u>:
 - For the function table, the <u>minterms</u> used are the terms corresponding to the 1's
 - For expressions, <u>expand</u> all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term $(v + \bar{v})$
- Example: Implement $f = x + \overline{x}\overline{y}$ as a SOM?
 - 1. Expand terms $\rightarrow f = x(y + \bar{y}) + \bar{x}\bar{y}$
 - 2. Distributive law $\rightarrow f = xy + x\overline{y} + \overline{x}\overline{y}$
 - 3. Express as SOM $\rightarrow f = m_3 + m_2 + m_0 = m_0 + m_2 + m_3$

Another SOM Example

• Example:
$$F = A + \overline{B}C$$

- There are three variables: A, B, and C which we take to be the standard order
- Expanding the terms with missing variables:
 - $F = A(B + \overline{B})(C + \overline{C}) + (A + \overline{A})\overline{B}C$
- Distributive law:
 - $F = ABC + A\overline{B}C + AB\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + \overline{A}\overline{B}C$
- Collect terms (removing all but one of duplicate terms):
 - $F = ABC + AB\overline{C} + A\overline{B}C + A\overline{B}\overline{C} + \overline{A}\overline{B}C$
- Express as SOM:

•
$$F = m_7 + m_6 + m_5 + m_4 + m_1$$

• $F = m_1 + m_4 + m_5 + m_6 + m_7$

Logic and Computer Design Fundamentals, « PowerPoint® Slides © 2008 Pearson Education, Inc.

Shorthand SOM Form

- From the previous example, we started with:
 F = A + BC
- We ended up with:
 - $F = m_1 + m_4 + m_5 + m_6 + m_7$
- This can be denoted in the *formal shorthand*:
 - $F(A, B, C) = \sum_{m} (1, 4, 5, 6, 7)$
- Note that we explicitly show the standard variables in order and drop the "m" designators.

Canonical Product of Maxterms

- Any Boolean Function can be expressed as a <u>Product of Maxterms (POM)</u>:
 - For the function table, the maxterms used are the terms corresponding to the 0's
 - For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second distributive law, "ORing" terms missing variable v with $(v \cdot \overline{v})$ and then applying the distributive law again
- Example: Convert $f(x, y, z) = x + \overline{x}\overline{y}$ to POM?
 - Distributive law $\rightarrow f = (x + \overline{x}) \cdot (x + \overline{y}) = x + \overline{y}$
 - ORing with missing variable (z) $\rightarrow f = x + \overline{y} + z \cdot \overline{z}$
 - Distributive law $\rightarrow f = (x + \overline{y} + z) \cdot (x + \overline{y} + \overline{z})$
 - Express as POS $\rightarrow f = M_2 \cdot M_3$

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Another POM Example

- Convert f(A, B, C) = AC' + BC + A'B' to POM?
- Use $x + yz = (x + y) \cdot (x + z)$, assuming x = AC' + BC and y = A' and z = B'
 - $f(A, B, C) = (AC' + BC + A') \cdot (AC' + BC + B')$
- Use Simplification theorem to get:
 - $f(A, B, C) = (BC + A' + C') \cdot (AC' + B' + C)$
- Use Simplification theorem again to get:
 - $f(A, B, C) = (A' + B + C') \cdot (A + B' + C) = M_5 \cdot M_2$
 - $f(A, B, C) = M_2 \cdot M_5 = \prod_M (2,5) \rightarrow Shorthand POM$ form

Function Complements

- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Example: Given $F(x, y, z) = \sum_{m} (1,3,5,7)$, find complement F as SOM and POM?

•
$$\overline{F}(x, y, z) = \sum_{m} (0, 2, 4, 6)$$

• $\overline{F}(x, y, z) = \prod_{M} (1, 3, 5, 7)$

Conversion Between Forms

- To convert between sum-of-minterms and product-of-maxterms form (or vice-versa) we follow these steps:
 - Find the function complement by swapping terms in the list with terms not in the list.
 - Change from products to sums, or vice versa.
- Example: Given F as before: $F(x, y, z) = \sum_{m} (1, 3, 5, 7)$
 - Form the Complement:

 $\overline{F}(x, y, z) = \sum_{m} (0, 2, 4, 6)$

• Then use the other form with the same indices – this forms the complement again, giving the other form of the original function: $E(x, y, z) = \prod_{i=1}^{n} (0.2.4.6)$

 $F(x, y, z) = \prod_{M} (0, 2, 4, 6)$

Important Properties of Minterms

- Maxterms are seldom used directly to express Boolean functions
- Minterms properties:
 - For *n* Boolean variables, there are 2^n minterms (0 to 2^n -1)
 - Any Boolean function can be represented as a logical sum of minterms (SOM)
 - The complement of a function contains those minterms not included in the original function
 - A function that include all the 2ⁿ minterms is equal to 1

Standard Forms

- Standard Sum-of-Products (SOP) form: equations are written as an OR of AND terms
- <u>Standard Product-of-Sums (POS) form:</u> equations are written as an AND of OR terms
- Examples:
 - SOP: $ABC + \overline{A}\overline{B}C + B$
 - POS: $(A + B) \cdot (A + \overline{B} + \overline{C}) \cdot C$
- These "mixed" forms are <u>neither SOP nor POS</u>
 - (AB+C)(A+C)
 - $AB\overline{C} + AC(A+B)$

Standard Sum-of-Products (SOP)

- A sum of minterms form for *n* variables can be written down directly from a truth table
- Implementation of this form is a two-level network of gates such that:
 - The first level consists of *n*-input AND gates, and
 - The second level is a single OR gate (with fewer than 2ⁿ inputs)
- This form often can be simplified so that the corresponding circuit is simpler

Standard Sum-of-Products (SOP)


- A Simplification Example: $F(A, B, C) = \sum_{m} (1, 4, 5, 6, 7)$
- Writing the minterm expression:
 - F(A, B, C) = A'B'C + AB'C' + AB'C + ABC' + ABC
- Simplifying using boolean Algebra:

Simplification Steps	(identity or theorem)	
A'B'C + AB'C' + AB'C + ABC' + ABC		
= A'B'C + AB'(C' + C) + AB(C' + C)	Distributive law	
= A'B'C + AB' + AB	X + X' = 1	
= A'B'C + A(B' + B)	Distributive law	
= A'B'C + A	Simplification Theorem	
= A + B'C		

Simplified F contains 3 literals compared to 15 in minterm F

AND/OR Two-level Implementation of SOP Expression

The two implementations for F are shown below – it is quite apparent which is simpler!




Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.


Two-level Implementation

Draw the logic diagram of the following boolean function:

•
$$f = AB + C(D + E)$$



Represent the function using two-level implementation:



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

SOP and POS Observations

- The previous examples show that:
 - Canonical Forms (Sum-of-minterms, Product-of-Maxterms), or other standard forms (SOP, POS) differ in complexity
 - Boolean algebra can be used to manipulate equations into simpler forms.
 - Simpler equations lead to simpler two-level implementations
- Questions:
 - How can we attain a "simplest" expression?
 - Is there only one minimum cost circuit?
 - The next part will deal with these issues.

Logic and Computer Design Fundamentals Chapter 2 – Combinational Logic Circuits

Part 2 – Circuit Optimization

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Updated by Dr. Waleed Dweik

Overview

Part 1 – Gate Circuits and Boolean Equations

- Binary Logic and Gates
- Boolean Algebra
- Standard Forms
- Part 2 Circuit Optimization
 - Two-Level Optimization
 - Map Manipulation
- Part 3 Additional Gates and Circuits
 - Other Gate Types
 - Exclusive-OR Operator and Gates
 - High-Impedance Outputs

Circuit Optimization

- Goal: To obtain the simplest implementation for a given function
- Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm
- Optimization requires a cost criterion to measure the simplicity of a circuit
- Distinct cost criteria we will use:
 - Literal cost (L)
 - Gate input cost (G)
 - Gate input cost with NOTs (GN)

Literal Cost

- *Literal:* a variable or its complement
- Literal cost (L): the number of literal appearances in a Boolean expression corresponding to the logic circuit diagram
- Examples:
 - F = BD + AB'C + AC'D'
 - L = 8 (Minimum cost \rightarrow Best solution)
 - F = BD + AB'C + AB'D' + ABC'
 - *L* = 11
 - F = (A + B)(A + D)(B + C + D')(B' + C' + D)• L = 10

Gate Input Cost


- *Gate input cost (G):* the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (*G: inverters not counted, GN: inverters counted*)
- For SOP and POS equations, it can be found from the equation(s) by finding the sum of:
 - All literal appearances
 - The number of terms excluding single literal terms,(G) and
 - optionally, the number of distinct complemented single literals (GN).
- Examples:
 - F = BD + AB'C + AC'D'
 - G = 11, GN = 14 (Minimum cost \rightarrow Best solution)
 - F = BD + AB'C + AB'D' + ABC'
 - *G* = 15, *GN* = 18

•
$$F = (A + B)(A + D)(B + C + D')(B' + C' + D)$$

• $G = 14, GN = 17$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Cost Criteria (continued)




- L (literal count) counts the AND inputs and the single literal OR input.
- G (gate input count) adds the remaining OR gate inputs
- GN(gate input count with NOTs) adds the inverter inputs

Cost Criteria (continued)

Example 2:

•
$$F = (A, B, C, D) = (ABC + D').C'$$

- *L* = 5
- G = 5 + 2 = 7
- GN = 7 + 2 = 9



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Cost Criteria (continued)

- Example 3:
- $\mathbf{F} = \mathbf{A} \mathbf{B} \mathbf{C} + \mathbf{\overline{A}} \mathbf{\overline{B}} \mathbf{\overline{C}}$
- L = 6, G = 8, GN = 11
- $\mathbf{F} = (\mathbf{A} + \mathbf{\overline{C}})(\mathbf{\overline{B}} + \mathbf{C})(\mathbf{\overline{A}} + \mathbf{B})$

•
$$L = 6$$
, $G = 9$, $GN = 12$

- <u>Same</u> function and <u>same</u> literal cost
- But first circuit has <u>better</u> gate input count and <u>better</u> gate input count with NOTs
- Select it!

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Boolean Function Optimization

- Minimizing the gate input (or literal) cost of a (a set of) Boolean equation(s) reduces circuit cost
- We choose gate input cost
- Boolean Algebra and graphical techniques are tools to minimize cost criteria values
- Some important questions:
 - When do we stop trying to reduce the cost?
 - Do we know when we have a minimum cost?
- Treat optimum or near-optimum cost functions for two-level (SOP and POS) circuits
- Introduce a graphical technique using Karnaugh maps (K-maps, for short)

Karnaugh Maps (K-map)

- A K-map is a collection of squares
 - Graphical representation of the truth table
 - Each square represents a minterm, or a maxterm, or a row in the truth table
 - For n-variable, there are 2ⁿ squares
 - The collection of squares is a graphical representation of a Boolean function
 - Adjacent squares differ in the value of one variable
 - Alternative algebraic expressions for the same function are derived by recognizing patterns of squares

Some Uses of K-Maps

- Finding optimum or near optimum
 - SOP and POS standard forms, and
 - two-level AND/OR and OR/AND circuit implementations

for functions with small numbers of variables

- Visualizing concepts related to manipulating Boolean expressions, and
- Demonstrating concepts used by computeraided design programs to simplify large circuits

Two Variable Maps

- A 2-variable Karnaugh Map:
 - Note that minterm m_0 and y = 0 y = 1minterm m_1 are "adjacent" x = 0 $m_0 = \overline{x}\overline{y}$ $m_1 = \overline{x}y$ and differ in the value of the x = 1 $m_2 = x\overline{y}$ $m_3 = xy$ variable y
 - Similarly, minterm m₀ and minterm m₂ differ in the x variable
 - Also, m₁ and m₃ differ in the x variable as well
 - Finally, m₂ and m₃ differ in the value of the variable y

K-Map and Truth Tables

- The K-Map is just a different form of the truth table
- Example: Two variable function
 - We choose a,b,c and d from the set {0,1} to implement a particular function, *F*(*x*, *y*)

Input Values (x, y)	F (x , y)
0 0	a
0 1	b
10	c
11	d

Truth Table

$$y = 0$$
 $y = 1$ $x = 0$ a b $x = 1$ c d

K-Map

K-Map Function Representation

• Example:
$$F(x, y) = x$$

 $F(x, y) = x$ $y = 0$ $y = 1$
 $x = 0$ 0 0
 $x = 1$ 1 1

For function F(x, y), the two adjacent cells containing 1's can be combined using the Minimization Theorem:

$$F(x, y) = x\overline{y} + xy = x$$

K-Map Function Representation

• Example:
$$G(x, y) = x + y$$

G(x,y)=x+y	$\mathbf{y} = 0$	y = 1
$\mathbf{x} = 0$	0	
$\mathbf{x} = 1$	1	

For G(x, y), two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

$$G(x, y) = (x\overline{y} + xy) + (\overline{x}y + xy)$$
$$G(x, y) = x + y$$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Three Variable Maps

A three-variable K-map:

	yz = 00	yz = 01	yz = 11	yz = 10
$\mathbf{x} = 0$	m_0	m_1	m_3	m_2
x = 1	m_4	m_5	m_7	m_6


Where each minterm corresponds to the product terms:

	yz = 00	yz = 01	yz = 11	yz = 10
$\mathbf{x} = 0$	$\bar{x}\bar{y}\bar{z}$	$\bar{x}\bar{y}z$	$\bar{x}yz$	$\bar{x}y\bar{z}$
x = 1	$x \overline{y} \overline{z}$	$x\overline{y}z$	xyz	xyz

Note that if the binary value for an <u>index</u> differs in one bit position, the minterms are adjacent on the K-Map

Alternative Map Labeling


- Map use largely involves:
 - Entering values into the map, and
 - Reading off product terms from the map
- Alternate labelings are useful:



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Example Functions

 By convention, we represent the minterms of F by a "1" in the map and leave the minterms of F blank




Learn the locations of the 8 indices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries


Steps for using K-Maps to Simplify Boolean Functions

- Enter the function on the K-Map
 - Function can be given in truth table, shorthand notation, SOP,...etc
 - Example:

$$F(x,y) = \bar{x} + xy$$

•
$$F(x, y) = \sum_{m} (0, 1, 3)$$





- Combining squares for simplification
 - Rectangles that include power of 2 squares {1, 2, 4, 8, ...}
 - Goal: Fewest rectangles that cover all 1's \rightarrow as large as possible
- Determine if any rectangle is not needed
- Read-off the SOP terms

Combining Squares

- By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria
- On a 2-variable K-Map:
 - One square represents a minterm with two variables
 - Two adjacent squares represent a product term with one variable
 - Four "adjacent" terms is the function of all ones (no variables) = 1.
- On a 3-variable K-Map:
 - One square represents a minterm with three variables
 - Two adjacent squares represent a product term with two variables
 - Four "adjacent" terms represent a product term with one variable
 - Eight "adjacent" terms is the function of all ones (no variables) = 1.

Example: Combining Squares


• Example: $F(A, B) = \sum_{m} (0, 1, 2)$

$$F(A,B) = \overline{A}\overline{B} + \overline{A}B + A\overline{B}$$

Using Distributive law

•
$$F(A,B) = \overline{A} + A\overline{B}$$

- Using simplification theorem
 - $F(A,B) = \overline{A} + \overline{B}$
- Thus, every two adjacent terms that form a 2×1 rectangle correspond to a product term with one variable




Example: Combining Squares

- Example: $F(x, y, z) = \sum_{m} (2, 3, 6, 7)$
- $F(x, y, z) = \overline{x}y\overline{z} + \overline{x}yz + xy\overline{z} + xyz$
- Using Distributive law

• $F(x, y, z) = \overline{x}y + xy$

- Using Distributive law again
 - F(x, y, z) = y

Thus, the four adjacent terms that form a 2×2 square correspond to the term "y"




Three-Variable Maps

- Reduced literal product terms for SOP standard forms correspond to <u>rectangles</u> on K-maps containing cell counts that are powers of 2
- Rectangles of 2 cells represent 2 adjacent minterms
- Rectangles of 4 cells represent 4 minterms that form a "pairwise adjacent" ring
- Rectangles can contain non-adjacent cells as illustrated by the "pairwise adjacent" ring above

Three-Variable Maps

Example shapes of 2-cell rectangles:




- Read-off the product terms for the rectangles shown:
 - $Rect(0,1) = \overline{X}\overline{Y}$
 - $Rect(0,2) = \overline{X}\overline{Z}$

•
$$Rect(3,7) = YZ$$

Three-Variable Maps

Example shapes of 4-cell Rectangles:




- Read off the product terms for the rectangles shown:
 - Rect(1,3,5,7) = Z
 - $Rect(0,2,4,6) = \bar{Z}$

•
$$Rect(4,5,6,7) = X$$

Three Variable Maps


- K-maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the "1s"in the map.
- Example: Simplify $F(x, y, z) = \sum_{m} (1, 2, 3, 5, 7)$



 $F(x, y, z) = z + \bar{x}y$


Three-Variable Map Simplification

• Use a K-map to find an optimum SOP equation for $F(X, Y, Z) = \sum_{m} (0, 1, 2, 4, 6, 7)$



Four Variable Maps

• Map and location of minterms F(W, X, Y, Z):




Four Variable Terms

- Four variable maps can have rectangles corresponding to:
 - A single 1: 4 variables (i.e. Minterm)
 - Two 1's: 3 variables
 - Four 1's: 2 variables
 - Eight 1's: 1 variable
 - Sixteen 1's: zero variables (function of all ones)


Four-Variable Maps

Example shapes of 4-cell rectangles:




Four-Variable Maps

Example shapes of 8-cell rectangles:




Four-Variable Map Simplification



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 2 33

Four-Variable Map Simplification




 $F(W, X, Y, Z) = \overline{W}YZ + \overline{W}X\overline{Y} + WXY + W\overline{Y}Z$

Systematic Simplification

- Prime Implicant: is a product term obtained by combining the <u>maximum</u> possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2
- A prime implicant is called an *Essential Prime Implicant* if it is the <u>only</u> prime implicant that covers (includes) one or more minterms
- Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map
- A set of prime implicants *"covers all minterms"* if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

Example of Prime Implicants




Prime Implicant Practice

Find all prime implicants for:

$$F(A, B, C, D) = \sum_{m} (0, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$$

- Prime Implicants:
 - A
 - *BC*
 - *BD*




Another Example

Find all prime implicants for:

$$G(A, B, C, D) = \sum_{m} (0, 2, 3, 4, 7, 12, 13, 14, 15)$$

- Hint: There are seven prime implicants!
- Prime Implicants:
 - *AB*
 - BCD
 - *BCD*
 - *ĀCD*
 - *ĀĒD*
 - *ĀBC*
 - $\overline{A}\overline{B}\overline{D}$





Optimization Algorithm

- 1. Find <u>all</u> prime implicants
- 2. Include <u>all</u> essential prime implicants in the solution
- 3. Select a *minimum cost* set of non-essential prime implicants to cover all minterms not yet covered
 - <u>Selection Rule</u>: Minimize the overlap among prime implicants as much as possible. In particular, in the final solution, make sure that each prime implicant selected includes at least one minterm not included in any other prime implicant selected

Selection Rule Example

Simplify F(A, B, C, D) given on the K-map





Prime Implicants

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc. Essential and Selected Non-essential Prime Implicants

Product of Sums Example

Find the optimum POS solution for:


$$F(A, B, C, D) = \sum_{m} (1,3,9,11,12,13,14,15)$$

- Solution:
 - Find optimized SOP for \overline{F} by combining 0's in K-Map of F
 - Complement \overline{F} to obtain optimized POS for F

•
$$\overline{F}(A, B, C, D) = \overline{A}B + \overline{B}\overline{D}$$

Using Demorgan's Law:

$$F(A,B,C,D) = (A + \overline{B})(B + D)$$



С

Example

• Find the optimum POS and SOP solution for:


$$F(A, B, C, D) = \prod_{M} (0, 2, 4, 5, 6, 7)$$

- POS solution (Red):
 - Find optimized SOP for \overline{F} by combining 0's in K-Map of F
 - Complement \overline{F} to obtain optimized POS for F

 $\overline{F}(A, B, C, D) = \overline{A}B + \overline{A}\overline{D}$ $F(A, B, C, D) = (A + \overline{B})(A + D)$

- SOP solution (Blue):
 - Combining 1's in K-Map of F

$$F(A, B, C, D) = A + \overline{B}D$$




Don't Cares in K-Maps

- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known:
 - the input values for the minterm will never occur, or
 - The output value for the minterm is not used
- In these cases, the output value is defined as a "don't care"
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- Example: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 <u>never occur</u>, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms <u>cannot</u> be replaced with 1's or 0's because that would require the function to be always 1 or 0 for the associated input combination

Example: BCD "5 or More"

- The map below gives a function F(w, x, y, z) which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:
- If don't cares are treated as 1's (Red):
- $F_1(w, x, y, z) = w + xy + xz$ • G = 7
- If don't cares are treated as 0's (Blue):
- $F_2(w, x, y, z) = \overline{w}xz + \overline{w}xy + w\overline{x}\overline{y}$ • G = 12




 For this particular function, cost G for the POS solution for F(w, x, y, z) is not changed by using the don't cares

• Choose the one less inverters (i.e. less GN)

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 2 44


Selection Rule Example with Don't Cares



Minterms covered by essential prime implicants

Product of Sums with Don't Care Example

• Find the optimum **<u>POS</u>** solution for:




$$\overline{F}(A, B, C, D) = \overline{A}B + \overline{B}\overline{D}$$
$$F(A, B, C, D) = (A + \overline{B})(B + D)$$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 2 46

Five Variable or More K-Maps

 For five variable problems, we use *two adjacent K-maps*. It becomes harder to visualize adjacent minterms for selecting PIs. You can extend the problem to six variables by using four K-Maps.



Terms of Use

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.

Logic and Computer Design Fundamentals Chapter 2 – Combinational Logic Circuits

Part 3 – Additional Gates and Circuits

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Updated by Dr. Waleed Dweik

Overview

Part 1 – Gate Circuits and Boolean Equations

- Binary Logic and Gates
- Boolean Algebra
- Standard Forms
- Part 2 Circuit Optimization
 - Two-Level Optimization
 - Map Manipulation
- Part 3 Additional Gates and Circuits
 - Other Gate Types
 - Exclusive-OR Operator and Gates
 - High-Impedance Outputs


Other Gate Types

• Why?

- Implementation feasibility and low cost
- Power in implementing Boolean functions
- Convenient conceptual representation
- Gate classifications:
 - **<u>Primitive gate:</u>** a gate that can be described using a single primitive operation type (AND or OR) plus an optional inversion(s).
 - <u>Complex gate:</u> a gate that requires more than one primitive operation type for its description

Buffer

• A *buffer* is a gate with the function F = X:



X	F
0	0
1	1


In terms of Boolean function, a buffer is the same as a connection!

So why use it?

- A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation
- Protection and isolation between circuits

NAND Gate

• The NAND gate has the following symbol and truth table:




X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0

 NAND represents <u>NOT-AND</u>, i.e., the AND function with a NOT applied. The symbol shown is an <u>AND-Invert</u>. The small circle ("bubble") represents the invert function

NAND Gates (continued)


Applying DeMorgan's Law gives <u>Invert-OR</u> (NAND)



- This NAND symbol is called <u>Invert-OR</u>, since inputs are inverted and then ORed together
- <u>AND-Invert</u> and <u>Invert-OR</u> both represent the NAND gate. Having both makes visualization of circuit function easier


NAND Gates (continued)

Universal gate: a gate type that can implement any Boolean function. The NAND gate is a universal gate:



NOR Gate

• The NOR gate has the following symbol and truth table:




X	Y	F
0	0	1
0	1	0
1	0	0
1	1	0

NOR represents <u>NOT-OR</u>, i.e., the OR function with a NOT applied. The symbol shown is an <u>OR-Invert</u>. The small circle ("bubble") represents the invert function

NOR Gates (continued)


Applying DeMorgan's Law gives <u>Invert-AND</u> (NOR)



- This NOR symbol is called <u>Invert-AND</u>, since inputs are inverted and then ANDed together
- **OR-Invert** and **Invert-AND** both represent the NOR gate. Having both makes visualization of circuit function easier

NOR Gates (continued)

The NOR gate is a universal gate:



© 2008 Pearson Education, Inc.

Hi-Impedance Outputs

- Logic gates introduced thus far
 - have 1 and 0 output values,
 - <u>cannot</u> have their outputs connected together, and
 - transmit signals on connections in <u>only one</u> direction
- Three-state logic adds a third logic value, Hi-Impedance (Hi-Z), giving three states: 0, 1, and Hi-Z on the outputs.
- Hi-Z can be also denoted as Z or z
- The presence of a Hi-Z state makes a gate output as described above behave quite differently:
 - "1 and 0" become "1, 0, and Hi-Z"
 - "cannot" becomes "can," and
 - "only one" becomes "two"


Hi-Impedance Outputs (continued)

What is a Hi-Z value?

- The Hi-Z value behaves as an open circuit
- This means that, looking back into the circuit, the output appears to be disconnected
- It is as if a switch between the internal circuitry and the output has been opened
- Hi-Z may appear on the output of any gate, but we restrict gates to <u>3-state buffer</u>

Tri-State Buffer (3-State Buffer)

- For the symbol and truth table, IN is the <u>data input</u>, and EN is the <u>control input</u>
- For EN = 0, regardless of the value on IN (denoted by X), the output value is Hi-Z
- For EN = 1, the output value follows the input value




Truth Table

EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

Tri-State Buffer Variations

- By adding "bubbles" to signals:
 - Data input, IN, can be inverted
 - Control input, EN, can be inverted



EN	IN	OUT
0	X	Hi-Z
1	0	1
1	1	0

EN	IN	OUT
0	0	0
0	1	1
1	X	Hi-Z


EN	IN	OUT
0	0	1
0	1	0
1	X	Hi-Z

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Resolving 3-State Values on a Connection

Connection of two tri-state buffer outputs, B₁ and B₀, to a wire, OL (Output Line) → Multiplexed Output

EN ₁	EN ₀	IN ₁	IN ₀	B ₁	B ₀	OL
0	0	X	X	Hi-Z	Hi-Z	Hi-Z
0	1	X	0	Hi-Z	0	0
0	1	X	1	Hi-Z	1	1
1	0	0	X	0	Hi-Z	0
1	0	1	X	1	Hi-Z	1
1	1	0	0	0	0	0
1	1	1	1	1	1	1
1	1	0	1	0	1	Fire
1	1	1	0	1	0	Fire



Resolving 3-State Values on a Connection

Resulting Rule: At least one buffer output value must be Hi-Z. Why?

• Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit

How many valid buffer output combinations exist?

• 5 valid output combination


What is the rule for "n" tri-state buffers connected to wire, OL?

- At least "n-1" buffer outputs must be Hi-Z
- How many valid buffer output combinations exist ?
 - Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z.
 Also all buffers can be Hi-Z. So there are 2n + 1 valid combinations.

Tri-State Logic Circuit

- **Data Selection Function:** If s = 0, $OL = IN_0$, else $OL = IN_1$
- Performing data selection with tri-state buffers:

EN ₁	EN ₀	IN ₁	IN ₀	OL	
0	1	X	0	0	S
0	1	X	1	1	
1	0	0	X	0	
1	0	1	X	1	




• Since $EN_0 = \overline{s}$ and $EN_1 = s$, one of the two buffer outputs is always Hi-Z.


Logic Functions using Tri-State Buffers

Implement AND gate using 3-State buffers and inverters

$$F(X,Y) = X.Y$$

- Use *X* as control input:
 - When X = 0, F = 0 regardless of the value of Y
 - When X = 1, F = Y






Logic Functions using Tri-State Buffers

- Implement the following function using 3-State buffers and inverters: $F(w, x, y) = \overline{w}x + w\overline{y} + xy$
- Use *w* as control input:
 - When w = 0, F = x regardless of the value of Y
 - When w = 1

• If
$$x = 0, F = \bar{y}$$

• If x = 1, F = 1




w	x	у	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Logic Functions using Tri-State Buffers

• Write the Boolean expression of F(A, B, C) given the diagram below:



 $F(A, B, C) = A\overline{B}C + \overline{A}BC$

Exclusive OR/ Exclusive NOR

- The *eXclusive OR* (*XOR*) function is an important Boolean function used extensively in logic circuits
- The XOR function may be:
 - implemented directly as an electronic circuit (truly a gate) or
 - implemented by interconnecting other gate types (used as a convenient representation)
- The *eXclusive NOR* (*XNOR*) function is the complement of the XOR function
- By our definition, XOR and XNOR gates are *complex gates*

Exclusive OR/ Exclusive NOR


- Uses for the XOR and XNORs gate include:
 - Adders/subtractors/multipliers
 - Counters/incrementers/decrementers
 - Parity generators/checkers
- Definitions
 - The XOR function is: $X \oplus Y = \overline{X}Y + X\overline{Y}$
 - The XNOR function is: $X \odot Y = \overline{X \oplus Y} = XY + \overline{X}\overline{Y}$
- Strictly speaking, XOR and XNOR gates *do no exist for more than two inputs*. Instead, they are replaced by odd and even functions

Proof: XNOR is the complement of XOR

- $\overline{X \oplus Y} = \overline{\overline{X}Y + X\overline{Y}}$
- $\overline{X \oplus Y} = \overline{\overline{X}Y}.\overline{X\overline{Y}}$
- $\overline{X \oplus Y} = (X + \overline{Y})(\overline{X} + Y)$
- $\overline{X \oplus Y} = X\overline{X} + XY + \overline{X}\overline{Y} + Y\overline{Y}$
- $X \odot Y = \overline{X \oplus Y} = XY + \overline{X}\overline{Y}$

Symbols For XOR and XNOR

- XOR symbol:
 XNOR symbol:
- Shaped symbols exist only for two inputs



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Truth Tables for XOR/XNOR


X	Y	$X \oplus Y$	X	Y	$X \odot Y(X \equiv Y)$
0	0	0	0	0	1
0	1	1	0	1	0
1	0	1	1	0	0
1	1	0	1	1	1

- The XOR function means: *X OR Y, but NOT BOTH*
- Why is the XNOR function also known as the *equivalence* function, denoted by the operator ≡?
 - Because the function equals 1 if and only if X = Y

XOR Implementations

The simple SOP implementation uses the following structure:

A NAND only implementation is:



X⊕Y

XOR

The XOR identities:

$X \oplus 0 = X$	$X \oplus 1 = \overline{X}$		
$X \oplus X = 0$	$X \oplus \overline{X} = 1$		
$X \oplus \overline{Y} = \overline{X \oplus Y}$	$\overline{X} \bigoplus Y = \overline{X \bigoplus Y}$		
$X \oplus Y = Y \oplus X$			
$(X \oplus Y) \oplus Z = X \oplus (Y \oplus Z) = X \oplus Y \oplus Z$			

The XOR function can be extended to 3 or more variables. For more than 2 variables, it is called an <u>odd function</u> or <u>modulo 2 sum</u> (Mod 2 sum), not an XOR:

 $X \bigoplus Y \bigoplus Z = \overline{X}\overline{Y}Z + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XYZ$ (Odd # of 1's)

XNOR

The XNOR identities:

$X \odot 0 = \overline{X}$	$X \odot 1 = X$	
$X \odot X = 1$	$X \odot \overline{X} = 0$	
$X \odot Y = Y \odot X$		
$X \odot Y \odot Z = (X \oplus Y) \odot Z = X \odot (Y \oplus Z)$		


The XNOR function can be extended to 3 or more variables. For more than 2 variables, it is called an <u>even</u> <u>function</u>, not an XNOR:


 $X \odot Y \odot Z = \overline{X}YZ + X\overline{Y}Z + XY\overline{Z} + \overline{X}\overline{Y}\overline{Z}$ (Even # of 1's)

• The even function is the complement of the odd function


Odd and Even Functions


 The 1s of an *odd function* correspond to minterms having an index with an odd number of 1s.





 The 1s of an *even function* correspond to minterms having an index with an even number of 1s.






Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 3 30


Example: Odd Function Implementation

- Design a 3-input odd function F = X ⊕ Y ⊕ Z with 2-input XOR gates
- Factoring, $\mathbf{F} = (\mathbf{X} \oplus \mathbf{Y}) \oplus \mathbf{Z}$
- The circuit:



Example: Even Function Implementation


- Design 4-input even function F = W⊕X⊕Y⊕Z with 2-input XOR and XNOR gates
- Factoring, $F = (W \oplus X) \oplus (Y \oplus Z)$
- The circuit:



Parity Generators and Checkers


In Chapter 1, a parity bit added to n-bit code to produce an n+1 bit code:

- Example: n = 3. <u>Generate</u> even parity code words of length four with odd function (XOR):
- <u>Check</u> even parity code words of length four with odd function (XOR):
- Operation: (X,Y,Z) = (0,0,1) gives Z (X,Y,Z,P) = (0,0,1,1) and E = 0. If Y changes from 0 to 1 between generator and checker, then E = 1 indicates an error



Parity Generator and Checker

- Example: n = 3. <u>Generate</u> odd parity code words of length four with even function (XNOR):
- <u>Check</u> odd parity code words of length four with even function (XNOR):



 Operation: (X,Y,Z) = (0,0,1) gives
 (X,Y,Z,P) = (0,0,1,0) and E = 0. If Y changes from 0 to 1 between generator and checker, then E = 1 indicates an error

Terms of Use

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.

Logic and Computer Design Fundamentals Chapter 3 – Combinational Logic Design

Part 1 – Implementation Technology and Logic Design

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Updated by thoroughly by Dr. Waleed Dweik


Overview

Part 1 – Design Procedure

- Steps
 - Specification
 - Formulation
 - Optimization
 - Technology Mapping
 - Verification
- Technology Mapping AND, OR, and NOT to NAND or NOR

Combinational Circuits

- A combinational logic circuit has:
 - A set of *m* Boolean inputs,
 - A set of *n* Boolean outputs, and
 - *n* switching functions, each mapping the 2^m input combinations to an output such that the <u>current output</u> <u>depends only on the current input values</u>
- A block diagram:



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Design Procedure

1. Specification

• Write a specification for the circuit if one is not already available. *What does the circuit do? Including names or symbols for inputs and outputs*

2. Formulation

• Derive a *truth table* or *initial Boolean equations* that define the required relationships between the inputs and outputs, if not in the specification

3. Optimization

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters

Design Procedure

4. Technology Mapping

• Map the logic diagram to the implementation technology selected

5. Verification

• Verify the correctness of the final design *manually* or using *simulation*

Design Example1


- Specification: Design a combinational circuit that has *3 inputs (X, Y, Z)* and *one output F*, such that F = 1 when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2)
 - This is called *majority function* (i.e. majority of inputs must be 1 for the function to be 1)
- Formulation:

X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Design Example1 Cont.


Optimization:

F(X, Y, Z) = XY + XZ + YZ



Technology Mapping:

• Mapping with a library containing inverters, 2-input AND, 2-input OR



Design Example2


Specification: Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O₁, O₀), such that:

$O_1 O_0 = 00$	When $A = B$ and Both are even
$O_1 O_0 = 01$	When $A < B$
$O_1 O_0 = 10$	When $A > B$
$O_1 O_0 = 11$	When $A = B$ and Both are odd

Formulation:

$A(A_1A_0)$	$B(B_1B_0)$	<i>O(O₁O₀)</i>
00	00	00
00	01	01
00	10	01
00	11	01
01	00	10
01	01	11
01	10	01
01	11	01
10	00	10
10	01	10
10	10	00
10	11	01
11	00	10
11	01	10
11	10	10
11	11	11

Design Example2 Cont.



Design Example3

- **1.** Specification
 - BCD to Excess-3 code converter
 - Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
 - BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
 - Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
 - BCD input is labeled A, B, C, D
 - Excess-3 output is labeled W, X, Y, Z

Design Example3 Cont.


2. Formulation

ABCD	WXYZ	
0000	0011	
0001	0100	
0010	0101	
0011	0110	
0100	0111	
0101	1000	
0110	1001	
0111	1010	
1000	1011	
1001	1100	
1010	XXXX	
1011	XXXX	
1100	XXXX	
1101	XXXX	
1110	XXXX	
1111	XXXX	

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 3 - Part 1 12


Design Example3 Cont.



Design Example3 Cont.

4. Technology Mapping

Mapping with a library containing inverters, 2-input AND,
 2-input OR



Homework: BCD to 7-Segment

- Specification:
 - Inputs: (A, B, C, D) BCD code from 0000-to-1001
 - Outputs: *(g, f, e, d, c, b, a)*

Formulation:

Optimization:

 How many K-maps?

ABCD	gfedcba
0000	0111111
0001	0000110
	/ / /
1001	1100111
1010	0000000
	· / /
	/ / /
1111	0000000

f g b e c

Technology Mapping

- Mapping Procedures
 - To NAND gates
 - To NOR gates

Mapping to NAND gates

• Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and *n*-input NAND gates, *n* = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

NAND Mapping Algorithm


1. Replace ANDs and ORs:



- 2. Repeat the following pair of actions until there is at most one inverter between :
 - a. A circuit input or driving NAND gate output, and
 - **b.** The attached NAND gate inputs.



NAND Mapping Example



Chapter 3 - Part 1

19

Mapping to NOR gates

• Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and *n*-input NOR gates, *n* = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:


- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

NOR Mapping Algorithm


1. Replace ANDs and ORs:



- 2. Repeat the following pair of actions until there is at most one inverter between :
 - a. A circuit input or driving NAND gate output, and
 - **b.** The attached NAND gate inputs.



NOR Mapping Example



Terms of Use

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.

Logic and Computer Design Fundamentals Chapter 3 – Combinational Logic Design

Part 2 – Combinational Logic

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Updated Thoroughly by Dr. Waleed Dweik

Overview

Part 2 – Combinational Logic

- Functions and functional blocks
- Rudimentary logic functions
- Decoding using Decoders
 - Implementing Combinational Functions with Decoders
- Encoding using Encoders
- Selecting using Multiplexers
 - Implementing Combinational Functions with Multiplexers


Functions and Functional Blocks

- The functions considered are those found to be very useful in design
- Corresponding to each of the functions is a combinational circuit implementation called a *functional block*
- In the past, functional blocks were packaged as small-scale-integrated (SSI), medium-scale integrated (MSI), and large-scale-integrated (LSI) circuits
- Today, they are often simply implemented within a very-large-scale-integrated (VLSI) circuit

Rudimentary Logic Functions

- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function
- Value fixing : a, b
- <u>Transferring</u>: c
- Inverting : d
- Enabling : next slide

Functions of One Variable						
X	F = 0	F = 1	F = X	$F = \overline{X}$		
0	0	1	0	1		
1	0 1 1					



Enabling Function

- *Enabling* permits an input signal to pass through to an output
- *Disabling* blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be *Hi-Z* (as for three-state buffers and transmission gates), 0, or 1 $\xrightarrow{X}{FN}$
- When disabled, *0 output*
- When disabled, 1 output -

(a)



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.


(b) Chapter 3 6

Decoding

- Decoding: the conversion of an *n-bit* input code to an *m-bit* output code with n ≤ m ≤ 2ⁿ such that each valid code word produces a unique output code
- Circuits that perform decoding are called *decoders*
- Functional blocks for decoding are
 - called *n-to-m line decoders*, where $m \le 2^n$, and
 - generate 2^n (or fewer) minterms for the *n* input variables


1-to-2 Line Decoder

- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's
- Only one output is active at a time



 Decoders are used to control multiple circuits by enabling only one of them at a time

2-to-4 Line Decoder



- No more optimization is possible
- Note that the 2-to-4 line decoder is made up of two 1to-2- line decoders and 4 AND gates

Decoder Expansion


- General procedure given in book for any decoder with *n* inputs and 2ⁿ outputs
- This procedure builds a decoder backward from the outputs using

1. Let k = n


- 2. We need 2^k 2-input AND gates driven as follows:
 - If k is even, drive the gates using two k/2-to-2^{k/2} decoders
 - If k is odd, drive the gates using one (k+1)/2-to-2^{(k+1)/2} decoder and one (k-1)/2-to-2^{(k-1)/2} decoder
- **3.** For each decoder resulting from step2, repeat step2 until k = 1. For k = 1, use 1-to-2 decoder

- 3-to-8-line decoder
 - k = n = 3
 - We need 2³(8) 2-input AND gates driven as follows:
 - *k* is odd, so split to:
 - 2-to-4-line decoder
 - 1-to-2-line decoder
 - 2-to-4-line decoder $\rightarrow k = n = 2$
 - We need 2²(4) 2-input AND gates driven as follows:
 - *k* is even, so split to:
 - Two 1-to-2-line decoder

See next slide for result




- 6-to-64-line decoder
 - k = n = 6
 - We need 2⁶(64) 2-input AND gates driven as follows:
 - *k* is even, so split to:
 - Two 3-to-8-line decoders
 - Each 3-to-8-line decoder is designed as shown in Example 1



- 7-to-128-line decoder
 - k = n = 7
 - We need 2⁷(128) 2-input AND gates driven as follows:
 - *k* is odd, so split to:
 - 4-to-16-line decoder
 - 3-to-8-line decoder
 - 4-to-16-line decoder
 - k = n = 4
 - We need 2⁴(16) 2-input AND gates driven as follows:
 - *k* is even, so split to:
 - Two 2-to-4-line decoders
 - Complete using known 3-8 and 2-to-4 line decoders
- $GN = 128 \times 2 + 16 \times 2 + 8 \times 2 + 12 \times 2 + 7 = 335$
- Compare to straight forward design with GN cost of 903

Building Larger Decoders

- **Method_1:** Decoder Expansion
- Method_2: Using Small *Decoders with Enable input*
- Example: 1-to-2 line decoder with enable
 - In general, attach *m-enabling* circuits to the outputs ٠
 - See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent two binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 2 outputs
 - In this case, it is called a *Demultiplexer*



PowerPoint[®] Slides © 2008 Pearson Education, Inc.

2-to-4 Line Decoder with Enable

- Attach *4-enabling* circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations

0

0

1

0

0

0

0

0

1

0

0


0


0

0

1

- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a *Demultiplexer*






Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.


Chapter 3 17

2-to-4 Decoder using 1-to-2 Decoders and Inverters




PowerPoint[®] Slides © 2008 Pearson Education, Inc. Chapter 3 18

3-to-8 Decoder using 2-to-4 Decoders and Inverters



4-to-16 Decoder using Only 2-to-4 Decoders



Combinational Logic Implementation - **Decoder and OR Gates**

- Implement *m* functions of *n* variables with:
 - Sum-of-minterms expressions
 - One *n*-to-2^{*n*}-line decoder
 - *m* OR gates, one for each function
 - For each function, the OR gate has *k* inputs, where *k* is the number of minterms in the function

Approach 1:

- Find the truth table for the functions
- Make a connection to the corresponding OR from the corresponding decoder output wherever a 1 appears in the truth table

Approach 2


- Find the minterms for each output function
- OR the minterms together

Example1

- Implement function f using decoder and OR gate: $f(x, y, z) = x\overline{z} + \overline{x}y$
- n = 3 variables \rightarrow *3-to-8 decoder*
- One function → *One OR gate*
- Solution: Convert *f* to SOM format
 - • $f = x\overline{z}(y + \overline{y}) + \overline{x}y(z + \overline{z}) = xy\overline{z} + x\overline{y}\overline{z} + \overline{x}yz + \overline{x}y\overline{z}$

• $f(x, y, z) = \sum_{m} (2, 3, 4, 6) \rightarrow 4$ -input OR gate

 Decoder is a Minterm Generator




Example2

• Implement function *f* using decoder and OR gate:

$$f(w, x, y, z) = \sum_{m} (0, 4, 8, 11, 12, 14, 15)$$

- n = 4 variables \rightarrow 4-to-16 decoder
- One function with 7 minterms → *One 7-input OR gate*
- If number of minterms is greater than ^{2ⁿ}/₂, then design for complement F (F) and use NOR gate instead of OR to generate F




Example3

- Implement functions *C* and *S* using decoder and OR gates:
- n = 3 variables \rightarrow **3-to-8 decoder**
- Two function \rightarrow *Two OR gates*
- Solution:

PowerPoint[®] Slides

© 2008 Pearson Education, Inc.


- $C = \sum_{m}(3,5,6,7) \rightarrow 4$ -input OR gate
- $S = \sum_{m}(1,2,4,7) \rightarrow 4$ -input OR gate



X	Y	Z	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


Example4

Implement the following set of odd parity functions of




Example5

- Implement function *F* using 3-to-8 decoder, AND gate and inverters: $F(A, B, C) = \sum_{m} (1, 3, 5, 7)$
- Solution with 5 inverters:



- Solution with 4 inverters:
 - $F(A, B, C) = \prod_{M} (0, 2, 4, 6)$




Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Encoding


- Encoding: the opposite of decoding the conversion of an *m*-bit input code to a *n*-bit output code with n ≤ m ≤ 2ⁿ such that each valid code word produces a unique output code
- Circuits that perform encoding are called *encoders*
- An encoder has 2ⁿ (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears

2-to-1 Encoder & 4-to-2 Encoder

D_1	D_0	A
0	0	Invalid Input
0	1	0
1	0	1
1	1	Invalid Input




 $A = D_1 . \overline{D_0}$ (b)




(c)


(a)





Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.





(b)

8-to-3 Encoder (Octal-to-Binary Encoder)

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D_0	<i>A</i> ₂	<i>A</i> ₁	A ₀]
0	0	0	0	0	0	0	1	0	0	0	<i>D</i> ₀	-	
0	0	0	0	0	0	1	0	0	0	1	D_1	_	
0	0	0	0	0	1	0	0	0	1	0	D_2 — D_3 —	8-to-3	
0	0	0	0	1	0	0	0	0	1	1	D_{3} D_{4}	- Encoder	
0	0	0	1	0	0	0	0	1	0	0	<i>D</i> ₅	_	
0	0	1	0	0	0	0	0	1	0	1	D ₆	+	
0	1	0	0	0	0	0	0	1	1	0	D ₇		
1	0	0	0	0	0	0	0	1	1	1			J

(a)

$$A_0 = D_1 + D_3 + D_5 + D_7$$
$$A_1 = D_2 + D_3 + D_6 + D_7$$
$$A_2 = D_4 + D_5 + D_6 + D_7$$

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc. (c)

Decimal-to-BCD Encoder

- *Inputs:* 10 bits corresponding to decimal digits 0 through 9, (D₀, ..., D₉)
- *Outputs:* 4 bits with BCD codes (A_3, A_2, A_1, A_0)
- *Function:* If input bit D_i is a 1, then the output is the BCD code for i
- The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly

Decimal-to-BCD Encoder Cont.

- Input *D_i* is a term in equation *A_j* if bit *A_j* is 1 in the binary value for i
- Equations:

$$A_{3} = D_{8} + D_{9}$$

$$A_{2} = D_{4} + D_{5} + D_{6} + D_{7}$$

$$A_{1} = D_{2} + D_{3} + D_{6} + D_{7}$$

$$A_{0} = D_{1} + D_{3} + D_{5} + D_{7} + D_{9}$$

• What happens if two inputs are high simultaneously?

- For example if D_3 and D_6 are high, then the output is 0111 which indicates that only D_7 is high ???
- Solution: Establish input priority

Priority Encoder

- If more than one input value is 1, then the encoder just designed does not work
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a *priority encoder*
- Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position
 - *High priority encoder:* gives priority for the input whose value is 1 and has the highest subscript
 - *low priority encoder:* gives priority for the input whose value is 1 and has the lowest subscript
- If all inputs are 0's, what happens?
 - Define an output (V) to encode whether the input is valid or not
 - When all inputs are 0's, V is set to 0 indicating that the input is invalid, otherwise V is set to 1

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

4-to-2 Low Priority Encoder

#_of_Minterms/ Rows	D ₃	D ₂	D ₁	D ₀	<i>A</i> ₁	A ₀	V	$A_0 = D_1 \overline{D_0} + D_3 \overline{D_2} \ \overline{D_1} \ \overline{D_0}$ $A_0 = \overline{D_0} (D_1 + D_3 \overline{D_2} \ \overline{D_1})$
1	0	0	0	0	Χ	X	0	$A_0 = \overline{D_0}(D_1 + D_3\overline{D_2})$
8	X	X	X	1	0	0	1	$A_0 = D_1 \overline{D_0} + D_3 \overline{D_2} \ \overline{D_0}$
4	X	X	1	0	0	1	1	$A_1 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$
2	X	1	0	0	1	0	1	$A_1 = \overline{D_1} \overline{D_0} (D_2 + D_3 \overline{D_2})$
1	1	0	0	0	1	1	1	$A_1 = \overline{D_1} \overline{D_0} (D_2 + \underline{D_3})$
	-	(a)	-	-				$A_1 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_1} \overline{D_0}$
Number of Minter	ms pe	er Ro	w = 2	2# of a	lon't d	cares		$V = D_3 + D_2 + D_1 + D_0$
				<i>D</i> ₀		4-to-	2	———— A ₀ (b)
D_1 — D_2 — D_2 — D_2					– Priority		A ₁	
				<i>D</i> ₃ —		Encoc		V
Logic and Computer Design Fundamentals, 4 PowerPoint [®] Slides © 2008 Pearson Education, Inc.	le					(c)		Chapter 3 33

4-to-2 High Priority Encoder


#_of_Minterms/ Rows	D ₃	D ₂	D ₁	D ₀	<i>A</i> ₁	A ₀	V
1	0	0	0	0	Х	X	0
1	0	0	0	1	0	0	1
2	0	0	1	X	0	1	1
4	0	1	X	X	1	0	1
8	1	X	X	X	1	1	1

$$A_0 = D_3 + \overline{D_3} \ \overline{D_2} D_1$$
$$A_0 = D_3 + \overline{D_2} D_1$$

$$A_1 = D_3 + \overline{D_3}D_2$$
$$A_1 = D_3 + D_2$$

$$V = D_3 + D_2 + D_1 + D_0$$
 (b)

(a)



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

5-input Priority Encoder

Priority encoder with 5 inputs (D₄, D₃, D₂, D₁, D₀) - highest priority to most significant 1 present - Code outputs A₂, A₁, A₀ and V where V indicates at least one 1 present

No. of Min-]	Inputs	5			Outputs			
terms/Row	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀	V	
1	0	0	0	0	0	X	X	X	0	
1	0	0	0	0	1	0	0	0	1	
2	0	0	0	1	X	0	0	1	1	
4	0	0	1	X	X	0	1	0	1	
8	0	1	X	X	X	0	1	1	1	
16	1	X	X	X	X	1	0	0	1	

X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

5-input Priority Encoder Cont.

Could use a K-map to get equations, but can be read directly from table and manually optimized if careful:

$$\mathbf{A}_2 = \mathbf{D}_4$$

$$A_1 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 D_2 = \overline{D}_4 (D_3 + D_2)$$

$$A_1 = \overline{D}_4 D_3 + \overline{D}_4 D_2$$

$$A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 \overline{D}_2 D_1 = \overline{D}_4 (D_3 + \overline{D}_2 D1)$$

$$A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_2 D_1$$

$$\mathbf{V} = \mathbf{D}_4 + \mathbf{D}_3 + \mathbf{D}_2 + \mathbf{D}_1 + \mathbf{D}_0$$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Selecting

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - A set of information inputs from which the selection is made
 - A single output
 - A set of control lines for making the selection
- Logic circuits that perform selecting are called *multiplexers*
- Selecting can also be done by three-state logic

Multiplexers (MUX) (Data Selectors)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has <u>*n* control inputs</u> (S_{n-1}, ..., S₀) called *selection inputs*, <u>2ⁿ information inputs</u> (I_{2ⁿ-1}, ..., I₀), and <u>one output Y</u>
- A multiplexer can be designed to have *m* information inputs with $\underline{m < 2^n}$ as well as *n* selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires

$$I \xrightarrow{2^n} MUX \longrightarrow Y$$

$$\uparrow n$$

$$S$$

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

2-to-1-Line MUX

S

 I_1

I₀

Y

- Y


 $Y = I_0$


 $Y = I_1$


- Since 2 = 2¹, n = 1
- The single selection variable S has two values:
 - S = 0 selects input I_0
 - S = 1 selects input I_1
- The equation:

 $Y = \overline{S}I_0 + SI_1$

• The circuit:







Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

2-to-1-Line MUX Cont.


- Note the regions of the multiplexer circuit shown:
 - 1-to-2-line Decoder
 - 2 Enabling circuits
 - 2-input OR gate
- In general, for an 2ⁿ-to-1-line multiplexer:
 - *n-to-2ⁿ-line decoder*
 - 2ⁿ 2-input AND gate
 - One 2ⁿ-input OR gate

4-to-1-Line MUX

- Since 4 = 2², n = 2
- There are two selection variables (S₁S₀) and they have four values:
 - $S_1 S_0 = 00$ selects input I_0
 - $S_1S_0 = 01$ selects input I_1
 - $S_1S_0 = 10$ selects input I_2
 - $S_1S_0 = 11$ selects input I_3
- The equation:

$$Y = \overline{S_1} \,\overline{S_0} I_0 + \overline{S_1} \,S_0 I_1 + S_1 \overline{S_0} \,I_2 + S_1 S_0 I_3$$


<i>S</i> ₁	<i>S</i> ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

4-to-1-line MUX Cont.


- 2-to-4-line decoder
- 4 2-input AND gates
- 4-input OR gate



Homework

- Implement 8-to-1-Line MUX and 64-to-1 MUX:
 - How many select lines are needed?
 - Decoder size?
 - How many 2-input AND gates are needed?
 - What is the size of the OR gate?

Multiplexer Width Expansion



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.


Chapter 3 44

Multiplexer Width Expansion Cont.

 Can be thought of as four 4-to-1 MUXes:

*S*₁

 S_0




Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 3 45


Other Selection Implementations

Three-state logic



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Building Large MUXes from Smaller Ones



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Homework


- Build an 8-to-1 MUX using:
 - Two 4-to-1 MUX and one 2-to-1 MUX
 - One 4-to-1 MUX and multiple 2-to-1 MUXes
 - Only 2-to-1 MUXes (How many MUXes are need?)

Combinational Logic Implementation

- Multiplexer Approach 1
- Implement *m* functions of *n* variables with:
 - Sum-of-minterms expressions
 - An *m*-wide 2^{*n*}-to-1-line multiplexer
- Design:
 - Find the truth table for the functions
 - In the order they appear in the truth table:
 - Apply the <u>function input variables</u> to the multiplexer <u>select</u> <u>inputs S_{n-1}, \ldots, S_0 </u>
 - Label the outputs of the multiplexer with the output variables
 - Value-fix the information inputs to the multiplexer using the values from the truth table (for don't cares, apply either 0 or 1)

Example1

- Implement the following function using a single MUX based on Approach1 : $F(x, y, z) = \sum_{m} (0, 5, 7)$
- Solution:
 - Single function \rightarrow m = 1
 - 3 variables \rightarrow n = 3 \rightarrow 8-to-1 MUX
 - Fill the truth table of *F*



x	у	Ζ	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Example2: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right


Gray Code ABC	Binary Code XYZ
000	000
001	001
011	010
010	011
110	100
111	101
101	110
100	111

Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that X = A.
 However, Y and Z are more complex
- Two functions (Y and Z) \rightarrow m = 2
- 3 variables (A, B, and C) \rightarrow n = 3
- Functions Y and Z can be implemented using a <u>dual</u> 8-to-1-line multiplexer by:
 - connecting A, B, and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

Gray Code ABC	Binary Code XYZ
000	000
001	001
010	011
011	010
100	111
101	110
110	100
111	101

Gray to Binary Code Cont.



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Combinational Logic Implementation - Multiplexer Approach 2

- Implement any *m* functions of *n* variables by using:
 - An m-wide 2⁽ⁿ⁻¹⁾-to-1-line multiplexer
 - A single inverter if needed
- Design:
 - Find the truth table for the functions
 - Based on the values of the most significant (*n-1*) variables, separate the truth table rows into pairs
 - For each pair and output, define a rudimentary function of the least significant variable $(0, 1, X, \overline{X})$
 - Connect the most significant (*n-1*) variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
 - Use the inverter to generate the rudimentary function \overline{X}

Example1


Implement the following function using a single MUX and an inverter (if needed) based on Approach2:

$$F(A, B, C, D) = \sum_{m} (1, 3, 4, 10, 13, 14, 15)$$

Solution:

PowerPoint[®] Slides

- Single function \rightarrow m = 1 •
- 4 variables \rightarrow n = 4 \rightarrow 8-to-1 MUX •
- Fill the truth table of F •



A	В	С	D	F	
0	0		0	0	
0	0	0	1	1	F = D
0	0	1	0	0	
0	0	<u>1</u>	1	1	F = D
	1		0	1	
0	1	0	1	0	$F = \overline{D}$
0	1	1	0	0	E O
0	1	<u>1</u>	1	0	F = 0
1	0		0	0	E = 0
1	0	0	1	0	F = 0
1	0	1	0	1	$F = \overline{D}$
1	0	<u>1</u>	1	0	r = D
¦1	1	0¦	0	0	
1	1	0	1	1	F = D
-1	1	1¦	0	1	F = 1
1	1	<u>1</u>	1	1	$\Gamma = 1$


Chapter 3 55

Example2: Gray to Binary Code

Gray Code ABC	Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z	
000	000	V = 0	7 – 6	
001	001	Y = 0	Z = C	
010	011	V _ 1	$Z = \overline{C}$	
011	010	Y = 1		
100	111	V _ 1	$Z = \overline{C}$	
101	110	Y = 1	$\mathbf{Z} = \mathbf{C}$	
110	100	V – 0	7 - 6	
111	101	Y = 0	Z = C	

Gray to Binary Code Cont.

Assign the variables and functions to the multiplexer inputs:



Note that Approach2 reduces the cost by almost half compared to Approach1


Demultiplexer (DMUX)

- Opposite of multiplexer
- Receives one input and directs it to one from 2ⁿ outputs based on n-select lines
- Example: 1-to-2 DMUX

$$I \longrightarrow \begin{array}{c} 1 \text{-to-2} \\ DMUX \\ & \downarrow \\ & \downarrow \\ & \downarrow \\ & \downarrow \\ & S \end{array} \xrightarrow{Q_0} Q_0 = \overline{S}I \\ Q_1 = SI \\ & \downarrow \\ & \downarrow$$

• DMUX = Decoder with Enable


$$\begin{array}{|c|c|c|c|c|c|c|c|} S & I & Q_1 & Q_0 \\ \hline 0 & 0 & 0 & 0 \\ \hline 0 & 1 & 0 & 1 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 1 & 1 & 0 \\ \end{array}$$




Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

1-to-4 DMUX

- $Q_0 = \overline{S_1} \ \overline{S_0} I$
- $Q_1 = \overline{S_1} S_0 I$
- $Q_2 = S_1 \overline{S_0} I$



<i>S</i> ₁	<i>S</i> ₀	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	Ι
0	1	0	0	Ι	0
1	0	0	Ι	0	0
1	1	Ι	0	0	0



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Terms of Use

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.

Logic and Computer Design Fundamentals Chapter 4 – Arithmetic Functions

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Updated Thoroughly by Dr. Waleed Dweik

Overview


- Iterative combinational circuits
- Binary adders
 - Half and full adders
 - Ripple carry adders
- Binary subtraction
- Binary adder-subtractors
 - Signed binary numbers
 - Signed binary addition and subtraction
 - Overflow
- Binary multiplication
- Other arithmetic functions
 - Design by contraction

Iterative Combinational Circuits

- Arithmetic functions
 - Operate on binary vectors
 - Use the same sub-function in each bit position
- Can design functional block for the sub-function and repeat to obtain functional block for overall function
- Cell: sub-function block

Iterative array: array of interconnected cells

Block Diagram of an Iterative Array



- Example: n = 32
 - Number of inputs = 32*2 + 1 + 1 = 66
 - Truth table rows = 2^{66}
 - Equations with up to 66 input variables
 - Equations with huge number of terms
 - Design impractical!
- Iterative array takes advantage of the regularity to make design feasible

Functional Blocks: Addition

- Binary addition used frequently
- Addition Development:
 - *Half-Adder (HA):* a 2-input bit-wise addition functional block
 - *Full-Adder (FA):* a 3-input bit-wise addition functional block
 - *Ripple Carry Adder:* an iterative array to perform vector binary addition

Functional Block: Half-Adder


• A 2-input, 1-bit width binary adder that performs the following computations:

X	0	0	1	1
+ Y	+ 0	+ 1	+ 0	+1
C S	00	01	01	10


- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a sum bit (S) and a carry bit (C)
- The half adder can be specified as a truth table for S and C ⇒

X	Y	С	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Logic Simplification and Implementation: Half-Adder



The most common half adder implementation is:




Functional Block: Full-Adder

- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a *sum bit (S)* and a *carry bit (C)*
 - For a carry-in (Z) of 0, it is the same as the half-adder:
 - For a carry- in (Z) of 1:

Z	0	0	0	0
X	0	0	1	1
+ Y	+ 0	+ 1	+ 0	+1
C S	00	01	01	10
Z	1	1	1	1
Z X	1 0	1 0	1 1	1 1
	_	-	-	-

Logic Optimization: Full-Adder




 $S = \overline{X}\overline{Y}Z + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XYZ$ C = XZ + XY + YZ

- The S function is the three-bit XOR function (Odd Function):
 S = X ⊕ Y⊕Z
- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:

• $C = XY + (X \oplus Y)Z$

Implementation: Full Adder



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 4 11


Binary Adders

- To add multiple operands, we "bundle" logical signals together into vectors and use functional blocks that operate on the vectors
- Example: *4-bit ripple carry adder* adds input vectors
 A(3:0) and B(3:0) to get
 a sum vector S(3:0)
- Note: carry-out of *cell i* becomes carry-in of *cell i + 1*

Description	Subscript 3210	Name
Carry In	0110	C _i
Augend	1011	A _i
Addend	0011	B _i
Sum	1110	S _i
Carry out	0011	C _{i+1}

4-bit Ripple-Carry Binary Adder

• A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



Homework

Design a 4-bit ripple-carry adder using HA's only?

Unsigned Subtraction

 When we subtract one bit from another, two bits are produced: *difference bit (D)* and *borrow bit (B)*

X	⁰ 0	¹ ₀	⁰ 1	⁰ 1
<u> </u>	<u> </u>	<u>-1</u>	<u>— 0</u>	<u> </u>
B D	00	11	01	00

• Algorithm:

- Subtract the *subtrahend (N)* from the *minuend (M)*
- If <u>no end borrow occurs</u>, then $M \ge N$ and the result is a non-negative number and correct
- If <u>an end borrow occurs</u>, then N > M and the difference $(M N + 2^n)$ is subtracted from 2^n , and a minus sign is appended to the result

Unsigned Subtraction


• Examples:

00
10
10
)00
10
)10

Unsigned Subtraction (continued)

- The subtraction, $2^n D$, is taking the *2's complement of D*
- To do both unsigned addition and unsigned subtraction requires:
 - Addition and Subtraction are performed in parallel and Subtract/Addchooses between them
- Quite complex!
- *Goal:* Shared simpler logic for both addition and subtraction
- Introduce complements as an approach





Complements

- For a number system with radix (r), there are two complements:
 - Diminished Radix Complement
 - Famously known as (r 1)'s complement
 - Examples:
 - 1's complement for radix 2
 - 9's complement for radix 10
 - For a number (N) with n-digits, the diminished radix complement is defined as:

• $(r^{n} - 1) - N$

- Radix Complement
 - Famously known as *r's complement* for radix r
 - Examples:
 - 2's complement in binary
 - 10's complement in decimal
 - For a number (N) with n-digits, r's complement is defined as:
 - $r^n N$, when $N \neq 0$
 - θ , when $N = \theta$

Diminished Radix Complement

- If N is a number of n-digits with radix (r), then
 - N + (r 1)'s complement of N = (r 1)(r 1)(r 1) ... (r 1)n-digits
 - The (r-1)'s complement can be computed by subtracting each digit from (r-1)

4-digits

2-digits

- Example: Find 1's complement of $(1011)_2$
 - r = 2, n = 4
 - Answer is $(2^4 1) (1011)_2 = (0100)_2$
 - Notice that $(1011)_2 + (0100)_2 = (1111)_2$ which is (2-1)(2-1)(2-1)(2-1)
- Example: Find 9's complement of $(45)_{10}$
 - r = 10, n = 2
 - Answer is $(10^2 1) (45)_{10} = (54)_{10}$
 - Notice that $(45)_{10} + (54)_{10} = (99)_{10}$ which is $(10-1)(10-1)_{10}$
- Example: Find 7's complement of $(671)_8$
 - r = 8, n = 3
 - Answer is $(8^3 1) (671)_8 = (106)_8$
 - Notice that $(671)_8 + (106)_8 = (777)_8$ which is (8-1)(8-1)(8-1)3-digits

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 4 19

Binary 1's Complement

• For r = 2, $N = 01110011_2$, n = 8 (8 digits):

$$(r^n - 1) = 256 - 1 = 255_{10}$$
 or 11111111_2

The 1's complement of 01110011₂ is then:
 11111111

- <u>01110011</u> 10001100

Since the 2ⁿ-1 factor consists of all 1's and since 1 - 0 = 1 and 1 - 1 = 0, the one's complement is obtained by complementing each individual bit (bitwise NOT)

Radix Complement

- For number N with n-digit and radix (r):
 - If $N \neq 0$, r's complement of $N = r^n N$
 - r's complement = (r-1)'s complement + 1
 - If N = 0, r's complement of N = 0
- Example: Find 10's complement of (92)₁₀
 - r = 10, n = 2
 - Answer is $10^2 (92)_{10} = (8)_{10}$
 - Notice that 9's complement of $(92)_{10}$ is $(7)_{10}$ 10's complement = 9's complement + 1
- Example: Find 16's complement of (3AE7)₁₆
 - r = 16, n = 4
 - Answer is $16^4 (3AE7)_{16} = (10000)_{16} (3AE7)_{16} = (C519)_{16}$
 - 15's complement = $(C518)_{16} \rightarrow 16$'s complement = $(C518)_{16} + 1 = (C519)_{16}$

Binary 2's Complement

- For r = 2, $N = 01110011_2$, n = 8 (8 digits), we have:
 - $(\mathbf{r}^n) = 256_{10}$ or 10000000_2
- The 2's complement of 01110011 is then:

 $\frac{100000000}{-\frac{01110011}{10001101}}$

- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware
- Remember the 2's complement of $(000..00)_2$ is $(000..00)_2$
- Complement of a complement restores the number to its original value:
 - The Complement of complement $N = 2^n (2^n N) = N$

Alternate 2's Complement Method

- Given: an *n*-bit binary number, beginning at the least significant bit and proceeding upward:
 - Copy all least significant 0's
 - Copy the first 1
 - Complement all bits thereafter
- 2's Complement Example: 10010<u>100</u>
 - Copy underlined bits:

<u>100</u>

and complement bits to the left:

<u>01101</u>100

Subtraction with 2's Complement

- For n-digit, <u>unsigned</u> numbers M and N, find M N in base 2:
 - Add the 2's complement of the subtrahend N to the minuend M:
 - $M N \implies M + (2^n N) = M N + 2^n$
- If M ≥ N, the *sum* produces end carry 2ⁿ which is discarded; and from above, M − N remains
- If M < N, the *sum* does not produce end carry, and from above, is equal to 2ⁿ (N M) which is the 2's complement of (N M)
- To obtain the result (N M), take the 2's complement of the sum and place a "–" to its left

Unsigned 2's Complement Subtraction Example: (M > N)

Find $01010100_2 - 01000011_2$

The carry of 1 indicates that no correction of the result is required **Unsigned 2's Complement Subtraction Example:** (M < N)

Find $01000011_2 - 01010100_2$


$\begin{array}{c} 01000011 \\ - \underline{01010100}_{2's \text{ comp}} + \underline{10101100}_{111011111} \\ + \underline{10101100}_{111011111} \\ \underline{2's \text{ comp}}_{00010001} \end{array}$

The carry of 0 indicates that a correction of the result is required

• Result = -(00010001)

2's Complement Adder/Subtractor for Unsigned Numbers

- Subtraction can be done by addition of the 2's Complement
 - 1. Complement each bit (1's Complement)
 - 2. Add 1 to the result
- The circuit shown computes A + B and A B:
- Subtract (S = 1): $A B = A + (2^n B) = A + \overline{B} + 1$
 - The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C_0
 - If $C_4 = 1$ (A \ge B): correct result
 - If $C_4 = 0$ (A < B): result = $2^n (B A)$
 - Use 2's complement logic <u>OR</u> B₃
 - Use Adder/Subtractor again with:
 - A = 0
 - $B = 2^n (B A)$
- Add (S = 0): A + B
 - B is passed through unchanged



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 4 27

Signed Integers

- Positive numbers and zero can be represented by unsigned n-digit, radix r numbers. We need a representation for negative numbers
- To represent a sign (+ or –) we need exactly one more bit of information (1 binary digit gives 2¹ = 2 elements which is exactly what is needed).
- Since computers use binary numbers, by convention, *the most significant bit is interpreted as a sign bit*.

$$s a_{n-2} \dots a_2 a_1 a_0$$

where:

s = 0 for Positive numbers

s = 1 for Negative numbers

and $a_i = 0$ or 1 represent the magnitude in some form

Signed Integer Representations

- Signed-Magnitude: here the (n 1) digits are interpreted as a positive magnitude
 - $Max = +(2^{n-1}-1)$
 - Min = $-(2^{n-1}-1)$
 - Two representation for zero (i.e. ± 0)
- *Signed-Complement:* here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:
 - Signed 1's Complement: Uses 1's Complement Arithmetic
 - Max = + $(2^{n-1} 1)$
 - Min = $-(2^{n-1}-1)$
 - Two representation for zero (i.e. ± 0)
 - Signed 2's Complement: Uses 2's Complement Arithmetic
 - $Max = +(2^{n-1}-1)$
 - $Min = -2^{n-1}$
 - Single representation for zero

Signed Integer Representation Example

•
$$r = 2, n = 3$$

Number	Signed-Magnitude	1's Complement	2's Complement
+3	011	011	011
+2	010	010	010
+1	001	001	001
+0	000	000	000
-0	100	111	
-1	101	110	111
-2	110	101	110
-3	111	100	101
-4			100

Represent the number -9 using 8-bits

- Sign-Magnitude = 10001001
- 1's complement = 11110110
- 2's complement = 11110111

2's Complement Signed Numbers

- Signed 2's complement is the most common representation for signed numbers
 - Focus of the course
- For any n-bit 2's complement signed number $(b_{n-1}b_{n-2}b_{n-3} \dots b_2b_1b_0)$, the decimal value is given by n-2

Value =
$$(-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-1} 2^i \times b_i$$

Example: What is value of the 2's complement number (100111)₂?

$$Value = -2^5 \times 1 + 7 = -25$$

Signed-2's Complement Arithmetic


Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

Subtraction:

- Form the complement of the number you are subtracting
- Follow the same rules for addition
- $A B = A + (-B) = A + (\overline{B} + 1)$


Signed 2's Complement Addition



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.


Chapter 4 33

Signed 2's Complement Subtraction




2's Complement Adder/Subtractor for Signed Numbers

- Subtraction can be done by addition of the 2's Complement
 - 1. Complement each bit (1's Complement)
 - 2. Add 1 to the result
- The circuit shown computes A + B and A B:
- Subtract (S = 1): $A B = A + (2^n B) = A + \overline{B} + 1$
 - The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C_0



Overflow Detection

- In computers, the number of bits is fixed
- Overflow occurs if n + 1 bits are required to contain the result from an n-bit addition or subtraction
- Unsigned number overflow is detected from the end carry-out when adding two unsigned numbers
 - Overflow is *impossible* for unsigned subtraction



- *Signed number overflow* can occur for:
 - Addition of two operands <u>with the same sign</u>
 - Subtraction of operands <u>with different signs</u>


Signed-number Overflow Detection

Signed number cases with carries C_n and C_{n-1} shown for correct result signs:

 Signed number cases with carries shown for erroneous result signs (indicating overflow):

0 1	0 1	1 0	1 0
0	0	1	1
+ <u>0</u>	- <u>1</u>	- <u>0</u>	+ <u>1</u>
1	1	0	0

• Simplest way to implement signed overflow is: $V = C_n \oplus C_{n-1}$



Chapter 4 37

Signed-number Overflow Examples

8-bit signed number range between: -128 to +127


(+70) 01000110 (-70) 10111010 + + ++ (+80) 01010000(-80) 10110000 10010110 (-106) 101101010 (+106) $V = C_7 \oplus C_8 = 0 \oplus 1 = 1$ $V = C_7 \oplus C_8 = 1 \oplus 0 = 1$ (+70) 01000110 (-70) 10111010 ++(-80) 01010000 (+80) <u>10110000</u> 10010110 (-106) 101101010 (+106) $V = C_7 \oplus C_8 = 1 \oplus 0 = 1$ $V = C_7 \oplus C_8 = 0 \oplus 1 = 1$

Other Arithmetic Functions

- Incrementing
- Decrementing
- Multiplication by Constant
- Division by Constant
- Zero Fill and Extension

Incrementer and Decrementer

- Start with Adder/Subtractor
- Set $B_3 B_2 B_1 B_0 = 0001$
- For Incrementer \rightarrow Set S = 0
- For Decrementer \rightarrow Set S = 1
- For Incrementer/Decrementer \rightarrow S remains variable
 - In this case, the full adder complexity stays the same in the typical bit positions (i.e. Cell₁ and Cell₂)




The binary multiplication table is simple:

0 * 0 = 0 | 1 * 0 = 0 | 0 * 1 = 0 | 1 * 1 = 1

Extending multiplication to <u>multiple digits</u>:


Multiplicand	1011
Multiplier	<u>x 101</u>
Partial Products	1011
	0000 -
	<u> 1011</u>
Product	110111

Binary Division




Multiplication/Division by 2ⁿ

- Multiplication by 2ⁿ: Shift left by n
 - Add n-zeros on the left
- Division by 2ⁿ: Shift right by n
 - Add n-zeros on the right
- Multiplication by (100)₂
 - Shift left by 2
- Division by (100)₂
 - Shift right by 2
 - Quotient = $C_3 C_2 C_1 C_0$
 - Remainder = $C_{-1}C_{-2}$



Multiplication by a Constant

- Multiplication of B(3:0) by 101
- See text Figure 4-10 in page 171 for contraction



Zero Fill

- *Zero fill:* filling an *m*-bit operand with 0s to become an *n*-bit operand with *n > m*
- Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end
- Example: 11110101 filled to 16 bits
 - MSB end: 0000000011110101 (Zero Extension)
 - LSB end: 111101010000000

Extension

- *Extension:* increase in the number of bits at the MSB end of an operand by using a complement representation
 - Copies the MSB of the operand into the new positions
 - Positive operand example 01110101 extended to 16 bits:


000000001110101

• Negative operand example - 11110101 extended to 16 bits:

1111111111110101


Hexadecimal, Octal, BCD Addition

- Hexadecimal and Octal Addition:
 - Add each digit then take modulus (r)



BCD Addition:

- Add each 4-bit together
 - If the binary sum is greater than 1001
 - Add 0110 to the result



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 4 47

Terms of Use

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.

Logic and Computer Design Fundamentals Chapter 5 – Sequential Circuits

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)


Updated based on Dr. Fahed Jubair slides

Overview

- Part 1 Storage Elements and Analysis
 - Introduction to sequential circuits
 - Types of sequential circuits
 - Storage elements
 - Latches
 - Flip-flops
 - Sequential circuit analysis
 - State tables
 - State diagrams
 - Equivalent states
 - Moore and Mealy Models


Part 2 - Sequential Circuit Design

Introduction to Sequential Circuits



- Other inputs, <u>State</u> or <u>Present State</u>, are signals from storage elements
- The remaining outputs, <u>Next State</u> are inputs to storage elements

Introduction to Sequential Circuits



Outputs = g(Inputs, State)

• Output function (Moore)

Outputs = g(State)

 Output function type depends on specification and affects the design significantly

Types of Sequential Circuits

Depends on the <u>times</u> at which:

- storage elements observe their inputs, and
- storage elements change their state

Synchronous

- Behavior defined from knowledge of its signals at *discrete* instances of time
- Storage elements observe inputs and can change state only in relation to a timing signal (*clock pulses* from a *clock*)
- Simple to design but slow

Asynchronous

- Behavior defined from knowledge of inputs at any instant of time and the order in *continuous* time in which inputs change
- Complex to design but fast


Storage Elements

- Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch
- Storage elements: Latches and Flip-flops (FFs)
- Latches and FFs differ in:
 - Number of inputs
 - Manner in which the inputs affect the binary state
- Latch:
 - Asynchronous
 - Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

Basic (NOR) SR Latch

Cross-coupling two NOR gates

R	S	Q	Q	Comment
0	0	Q	\bar{Q}	Hold, no change
0	1	1	0	Set
1	0	0	1	Reset
1	1	0	0	Not allowed




- Time sequence behavior:
- S = 1, R = 1 is <u>forbidden</u> as input pattern

Tin	ne R	S	Q	Q	Comment
	0	0	?	?	Stored state unknown
	0	1	1	0	"Set" Q to 1
	0	0	1	0	Now Q "remembers" 1
	1	0	0	1	"Reset" Q to 0
	0	0	0	1	Now Q "remembers" 0
	1	1	0	0	Both go low
•	0	0	?	?	Unstable!

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 5 - Part 1 8

Timing Waveform of NOR SR Latch



Basic (NAND) \overline{SR} Latch

 $\overline{\mathbf{C}}$ (act)

- Cross-coupling two NAND gates
- Active low inputs

R	Ī	Q	Q	Comment
0	0	1	1	Not allowed
0	1	0	1	Reset
1	0	1	0	Set
1	1	Q	\bar{Q}	Hold, no change

 Time sequence behavior:

• $\overline{S} = 0, \overline{R} = 0$ is <u>forbidden</u> as


Ī	S (₹ (r	,			\mathbf{Q} \mathbf{S} \mathbf{Q} \mathbf{R} \mathbf{Q} \mathbf{S} \mathbf{Q} \mathbf{S}
Time	R	Ī	Q	Q	Comment
	1	1	?	?	Stored state unknown
	1	0	1	0	"Set" Q to 1
	1	1	1	0	Now Q "remembers" 1
	0	1	0	1	"Reset" Q to 0
	1	1	0	1	Now Q "remembers" 0
	0	0	1	1	Both go high
•	1	1	?	?	Unstable!

Clocked SR Latch (Pulse-triggered Latch)

- The operation of the basic NOR and basic NAND latches can be modified by a providing a control input (C) that determines when the state of the latch can be changed
- Adding two <u>AND</u> gates to basic <u>SR latch</u> OR

C	R	S	Q	Q	Comment
0	x	X	Q	\bar{Q}	Hold, no change
1	0	0	Q	\bar{Q}	Hold, no change
1	0	1	1	0	Set
1	1	0	0	1	Reset
1	1	1	Not allowed		

Adding two <u>NAND</u> gates to <u>SR</u> basic latch




- Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high
- C means "control" or "clock"

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 5 - Part 1 11

Clocked SR Latch (continued)

• The Clocked SR Latch can be described by a table:



- The table describes what happens after the clock [at time (t+1)] based on:
 - current inputs (S,R) and
 - current state Q(t)

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Q(t)	S	R	Q(t+1)	Comment
0	0	0	0	No change
0	0	1	0	Clear Q
0	1	0	1	Set Q
0	1	1	???	Indeterminate
1	0	0	1	No change
1	0	1	0	Clear Q
1	1	0	1	Set Q
1	1	1	???	Indeterminate
		- s		


Clocked SR

-R


D Latch

- Adding an inverter to the S-R Latch, gives the D Latch:
- Note that there are no "<u>indeterminate</u>" states!


C	D	Q	Q	Comment
0	x	Q	\bar{Q}	Hold, no change
1	0	0	1	Reset
1	1	1	0	Set



The graphic symbol for a D Latch is:




Variations of Clocked SR and D Latches




+ve pulse-triggered SR latch

 $C = 0 \rightarrow Hold$ $C = 1 \rightarrow Change$




+ve pulse-triggered D

Logic and Control Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.



-ve pulse-triggered SR latch $C = 0 \rightarrow Change$ $C = 1 \rightarrow Hold$



-ve pulse-triggered D latch


Chapter 5 - Part 1 14

Flip-Flops

- Master-slave flip-flop
- Edge-triggered flip-flop
- Standard symbols for storage elements
- Direct inputs to flip-flops


SR Master-Slave Flip-Flop

 Consists of two clocked SR latches in series with the clock on the second latch inverted



- The input is observed by the first latch with C = 1
- The output is changed by the second latch with C = 0
- The path from input to output is broken by the difference in clocking values (C = 1 and C = 0)


Timing diagram for SR Master-Slave Flip-Flop




Master-Slave Flip-Flop Problem

S and/or R are permitted to change while C = 1

Chances of <u>0s or 1s catching</u>



0s Catching



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 5 - Part 1 19

Flip-Flop Solution

- Use *edge-triggering* instead of master-slave
- An *edge-triggered* flip-flop ignores the pulse while it is at a constant level and triggers only during a *transition* of the clock signal
- Edge-triggered flip-flops can be built directly at the electronic circuit level, or
- A master-slave D flip-flop which also exhibits edge-triggered behavior can be used

Edge-Triggered D Flip-Flop

The edge-triggered D flip-flop is the same as the master-slave D flip-flop
D _____ D ____

• It can be formed by:

- Replacing the first clocked SR latch with a clocked D latch or
- Adding a D input and inverter to a master-slave SR flip-flop
- The 1s and 0s catching behaviors are not present with D replacing S and R inputs
- The change of the D flip-flop output is associated with the negative edge at the end of the pulse
- It is called a negative-edge triggered flip-flop

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc. S

С


R

Qt

Q

Q


No 1s catching in the edge-triggered D Flip-Flops



© 2008 Pearson Education, Inc.

Positive-Edge Triggered D Flip-Flop


 Formed by adding inverter to clock input



Q changes to the value on D applied at the positive clock edge

Our choice as the <u>standard flip-flop</u> for most sequential circuits


Standard Symbols for Storage Elements



© 2008 Pearson Education, Inc.

Direct Inputs

- At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation
- This initialization is often done outside of the clocked behavior of the circuit, i.e., <u>asynchronously</u>




- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization
- For the example flip-flop shown
 - 0 applied to R resets the flip-flop to the 0 state
 - 0 applied to S sets the flip-flop to the 1 state


Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Direct inputs


D flip-flop with active-low direct inputs :



Active high direct inputs:



Timing diagram of A SR Master-Slave Flip-Flop




Slave out

Sections 5.4, 5.5, and 5.6 courtesy Dr. Fahed Jubair

5-4 Sequential Circuit Analysis


Consider the following circuit:



Sequential Circuit Model


General Model

- Current or Present State at time (t) is stored in an array of flip-flops.
- Next State is a Boolean function of State and Inputs.
- Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).



Previous Example (from Fig. 5-15)

- Input: X
- Output: ``
- <u>State:</u> (A(t), B(t)) Example: (AB)= (01), (10)
- Next State:
 - $(D_A(t), D_B(t))$ = (A(t+1), B(t+1))




Is this a Moore or Mealy machine?

Steps for Analyzing a Sequential Circuit

- 1. Find the input equations (D_A, D_B) to the flip-flops (next state equations) and the output equation.
- 2. Derive the State Table (describes the behavior of a sequential circuit).
- 3. Draw the State Diagram (graphical description of the behavior of the sequential circuit).
- 4. Simulation

Step 1: Input and output equations

- Boolean equations for the inputs to the flip flops:
 - $D_A = AX + BX$
 - $D_B = \overline{A} X$
- Output Y
 - Y = \overline{X} (A + B)
- Also can be written as
 - $A(t+1) = D_A = A(t) X + B(t) X$
 - $B(t+1) = D_B = \overline{A(t)} X$
 - Y = \overline{X} (A(t) + B(t))



Step 2: State Table

- The state table: shows what the *next state* and the *output* will be as a function of the present state and the input: Inputs of the combinational circuit
 Outputs of the table
- The State Table can be considered a truth table defining the combinational circuits:
 - the inputs are *Present State* and *Input*,
 - and the outputs are Next State and Output

State Table For The Example

For the example: A(t+1) = A(t) x + B(t) xB(t+1) = A'(t) xY(t) = X' (B(t) + A(t))Inputs of the table Outputs of the table Input Next State Output **Present State** B(t) Х A(t+1) B(t+1) A(t) 2³ rows (2^{m+n}) rows 0 0 0 0 0 0 0 0 0 0 1 $\mathbf{0}$ 0 1 0 $\mathbf{0}$ 0 0 1 1 0 1 0 0 0 1 0 1 0 ()*m*: no. of flip-flops 0 $\mathbf{0}$ $\mathbf{0}$ 1 *n*: no. of inputs 1 $\mathbf{0}$ $\mathbf{0}$ 1 1 1

Alternate State Table

- The previous (1-dimensional table) can become quite lengthy with 2^{m+n} rows (m=no. of flip-flops; n=no. of inputs)
- Alternatively, a 2-dimensional table has the present state in the left column and inputs across the top row
 - A(t+1) = A(t) X + B(t) X
 - B(t+1) =A'(t) X

2

• Y = X' (B(t) + A(t))

	Present	Next S	Output		
	State	X = 0	X = 1	X=0	X=1
	A(t) B(t)	A(t+1) B(t+1)	A(t+1) B(t+1)	Υ	Υ
<u>2</u> m {	0 0	0 0	0 1	0	0
	0 1	0 0	1 1	1	0
	1 0	0 0	1 0	1	0
	1 1	0 0	1 0	1	0

Step 3: State Diagrams

- The sequential circuit function can be represented in graphical form as a <u>state</u> <u>diagram</u> with the following components:
 - A circle with the state name in it for each state
 - A <u>directed arc</u> from the <u>Present State</u> to the <u>Next</u> <u>State</u> for each <u>state transition</u>
 - A label on each <u>directed arc</u> with the <u>Input</u> values which causes the <u>state transition</u>, and
 - A label:

In.

in/

In/out/


State

State

State


- In each <u>circle</u> with the <u>output</u> value produced, or
- On each <u>directed arc</u> with the <u>output</u> value produced.

State Diagram Convention



State Diagram For The Example

Graphical representation of the state table:




Step 4: Simulation

- Two types:
 - Functional simulation: objective is to verify the functionality of the circuit
 - Timing simulation: objective is to perform a more realistic testing (with gate delays counted)
- More about this step in the lab (CPE0907234)




Derive the state table and state diagram for the sequential circuit.



Example2 Cont.


State Table:

Preset					
	XY = 00	XY = 01	XY = 10	XY = 11	Z
A(t)	A(t+1)	A(t+1)	A(t+1)	A(t+1)	
0	0	1	1	0	0
1	1	0	0	1	1






Derive the state table and state diagram for the sequential circuit:




Example3 Cont.

State Table:	Preset State A(t) B(t)		Next State				Output	
			X = 0		X = 1		X = 0	X = 1
			A(t+1)	B(t+1)	A(t+1) B(t+1)		Υ	Υ
	0	0	0	0	1	0	0	1
	0	1	1	1	0	1	1	1
	1	0	1	1	1	1	1	1
	1	1	0	0	0	0	1	1



Example4

Derive the state table and state diagram for the sequential circuit:



Example4 Cont.


	State Table	Present State Q _A Q _B		S _A R _A	$S_B R_B$	Next State Q _A (t+1) Q _B (t+1)	Output Y	
		0 0	0	0 1	0 1	0 0	0	
		0 0	1	1 0	0 1	1 0	1	
		0 1		0 1	0 1	0 0	0	
		0 1	1	1 0	0 1	1 0	1	
		1 0	0	0 1	1 0	0 1	1	
		1 0	1	0 1	1 0	0 1	1	
		1 1	0	0 1	0 1	0 0	0	
		1 1	1	0 1	0 1	0 0	1	
• State Diagram: $0/0$ 01 $1/1$ $1/1$ $0/0, 1/1$ 11 $0/0, 1/1$ 11 $0/0, 1/1$ 11 $0/0, 1/1$ 11 $0/0, 1/1$ 10								

Equivalent State Definitions

- Two states are *equivalent* if their response for each possible input sequence is an identical output sequence.
- Alternatively, two states are *equivalent* if their outputs produced for each input symbol is identical <u>and</u> their next states for each input symbol are the same or equivalent.


• Consider the following state diagram:

Which states are equivalent?




• Equivalent states in the state diagram:


- For states S2 and S3,
 - the output for input
 0 is 1 and the for input 1,
 the output is 0
 - the next state for input 0 is S0 and for input 1 is S2.
 - By the alternative definition, states S2 and S3 are equivalent.




 Replacing S2 and S3 by a single state gives state diagram:



- Are there other equivalent states?
- Examining the new diagram, states S1 and S2 are equivalent since
 - their outputs for input 0 is 1 and input 1 is 0, and
 - their next state for input 0 is both S0 and for input 1 is both S2,
- Replacing S1 and S2 by a single state gives state diagram:




Exercise: Derive the state diagram of the following Circuit



Step1: Flip-Flop Input Equations

- Variables
 - Inputs: None
 - Outputs: Z
 - State Variables: A, B, C
- Initialization: Reset to (0,0,0)
- Equations
 - A(t+1) = BC Z = A
 - B(t+1) = B'C + BC'= B ⊕ C
 - C(t+1) = A'C'


Step 2: State Table



Ο


 \mathbf{O}

Step 3: State Diagram



Are all states used? Which ones?

5-5 Sequential Circuit Design




Specification

- Component Forms of Specification
 - Written description
 - Mathematical description
 - Hardware description language
 - Tabular description
 - Equation description
 - Diagram describing operation (not just structure)

Formulation: Finding a State Diagram

- In specifying a circuit, we use <u>states</u> to remember <u>meaningful properties</u> of <u>past input sequences</u> that are essential to predicting <u>future output values</u>.
- As an example, a <u>sequence recognizer</u> is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, <u>recognizes</u> an input sequence occurrence.
- Next, the <u>state diagram</u>, will be converted to a <u>state</u> <u>table</u> from which the circuit will be designed.


Sequence Detector Example: 1101



Overlapping sequences are allowed

Step2: Finding A State Diagram


- Define states for the sequence to be recognized:
 - assuming it starts with first symbol X=1,
 - continues through the right sequence to be recognized, and
 - uses output 1 to mean the full sequence has occurred,
 - with output 0 otherwise.
- Starting in the initial state (named "S₀"):



 State "S₀" is the initial state, and state "S₁" is the state which represents the fact that the "first" one in the input subsequence has occurred. The first "1" occurred while being in state S₀ during the clock edge.


Finding a State Diagram(cont.)

 Assume that the 2nd 1 arrives of the sequence 1101: needs to be remembered: add a state S₂




- Next, a "0" arrives: part of the sequence 1101 that needs to be remembered; add state S₃
- The next input is "1" which is part of the right sequence 1101; now output Z=1

Completing The State Diagram



- Where does the final arrow go to:
 - The final 1 of the sequence 1101 can be the beginning of another sequence; thus the arrow should go to state S₁

Completing The State Diagram




- Start is state S₀: assume an input X=0 arrives; what is the next state?
- Next, consider state S₁: input X=0; next state?
- Next state S₂ and S₃: completes the diagram
- Each state should have two arrows leaving

Deriving State Table

(S_0) $(1/0)$ $(0/0)$ (S_0) $(1/0)$ $(0/0)$	$ \begin{array}{c} 1/0 \\ S_1 \\ 1/0 \\ S_2 \\ 0/0 \\ S_2 \\ \dots \\ 11 \end{array} $	0/0 5_{3} $1/1$ 110
Present	Next State	Output
State	x=0 x=1	x=0 x=1
S ₀	S ₀ S ₁	0 0
S ₁	S ₀ S ₂	0 0
S ₂	S ₃ S ₂	0 0
S ₃	S ₀ S ₁	0 1

Step 3: State Assignment

- Right now States have names such as S₀, S₁, S₂ and S₃
- In actuality these state need to be represented by the outputs of the flip-flops



- We need to assign each state to a certain output combination AB of the flip-flops:
 - e.g. State S₀=00, S₁=01, S₂=10, S₃=11
 - Other combinations are possible: $S_0=00$, $S_1=10$, $S_2=11$, $S_3=01$


Popular State Assignments


- 1. Counting order assignment:
 00, 01, 10, 11
- 2. Gray code assignment:
 - 00, 01, 11, 10
- 3. One-hot state assignment
 - 0001, 0010, 0100, 1000
- Does state assignment make a difference in cost?

State Assignment: Counting order


"Counting Order" Assignment: State Table:						
$S_0 = 0 \ 0$	Present	Next State	Output			
$S_0 = 0.0$ $S_1 = 0.1$	State	x=0 x=1	x=0 x=1			
$S_1 = 0 \uparrow$ $S_2 = 1 0$	S ₀	S ₀ S ₁	0 0			
$S_2 = 1.0$ $S_3 = 1.1$	S ₁	$S_0 S_2$	0 0			
$S_3 = 1.1$	S ₂	S_3 S_2	0 0			
Resulting coded state table:	S_3	$S_0 S_1$	0 1			

Present	Next State		Output		
State A B	x = 0 A+ B+	x = 1 A+ B+	x = 0 Z	x = 1 Z	
0 0	0 0	0 1	0	0	
0 1	00	10	0	0	
10	11	10	0	0	
11	0 0	0 1	0	1	






Find Flip-Flop Input and Output Equations: Example – Counting Order Assignment



Step 5: Verification

 We will learn software tools for verifying the functionality of sequential circuits in the lab (CPE0907234)

Moore model for Sequence Recognizer "1101"




- State Assignment:
 - Counting order (3 Flip-flops):
 - A = 000, B = 001, C = 010, D = 011, E = 100
 - Gray code (3 Flip-flops):
 - A = 000, B = 001, C = 011, D = 010, E = 110
 - One hot (5 Flip-flops):
 - A = 00001, B = 00010, C = 00100, D = 01000, E = 10000

Present	Next	Output	
State	$\mathbf{X} = 0$	X = 1	Output
А	A A I		0
В	А	С	0
С	D	С	0
D	А	Е	0
E	А	С	1

Exercise

- Use D Flip-Flops design a counter that counts 00,01,10,11,00,01,10,11, ...etc.
- The counter also has an input x such that the counter pauses if x=0 and proceeds to the next state if x=1.



Unused States in Sequential Circuits Design

- Unused states are states which the system <u>cannot</u> enter under normal operation.
- The system can enter an unused state due to:
 - Outside interference OR
 - Malfunction
- Three ways to accommodate unused states:
 - Assume the next state for the unused state to be don't care
 - Force the next state for the unused state to be one of the used states
 - Include a special output to indicate that the present state is unused. This output can change the state asynchronously through direct inputs of the state flip-flops

Exercise

 Use D-FFs to design the sequential circuit that implements the following state table. Note that there are three unused states (000, 110 and 111).

Present State		State	Input	Next State			
Α	В	С	×	Α	В	С	
0	0	1	0	0	0	1	
0	Ο	1	1	Ο	1	0	
0	1	0	0	Ο	1	1	
0	1	0	1	1	Ο	0	
0	1	1	0	Ο	Ο	1	
0	1	1	1	1	Ο	Ο	
1	Ο	0	0	1	Ο	1	
1	Ο	0	1	1	Ο	Ο	
1	Ο	1	0	Ο	Ο	1	
1	0	1	1	1	Ο	0	

Solution

F

Asynchronously change the state to "011" A_{t+1} B_{t+1} C_{t+1} С С С 1 B B B A A A X X X F F S S S А В С D D D F R R R B


C


5-6 Other Flip-Flop Types

- J-K and T flip-flops
 - Behavior
 - Implementation
- Basic descriptors for understanding and using different flip-flop types
 - Characteristic tables
 - Defines the next state as a function of the present state and input
 - Characteristic equations
 - Excitation tables

J-K Flip-flop

- Behavior of JK flip-flop:
 - Same as S-R flip-flop with J analogous to S and K analogous to R
 - <u>Except</u> that J = K = 1 is allowed, and
 - For J = K = 1, the flip-flop changes to the *opposite state* (toggle)
- Behavior described by the characteristic table (function table):






Design of an edge-triggered J-K Flip-Flop


State table of a JK FF:

Present state Q	Inputs J K	Next state Q(t+1)
0	0 0	0
0	0 1	0
0	1 0	1
0	1 1	1
1	0 0	1
1	0 1	0
1	1 0	1
1	1 1	l 0



$Q(t+1) = D_A = JQ' + K'Q$

Called the characteristic equation




J-K Flip-Flop Excitation Table


Q(t)	Q(t +1)	J	K	Operation
0	0	0	X	No change
0	1	1	×	Set
1	Ο	X	1	Reset
1	1	X	Ο	No Change

T Flip-Flop


- Behavior described by its characteristic table:
 - Has a single input T
 For T = 0, no change to state
 - For T = 1, changes to opposite state
- Same as a J-K flipflop with J = K = T



Characteristic equation: Q(t+1)=T'Q(t) + TQ'(t) $= T \oplus Q(t)$



T Flip-Flop Realization



- Cannot be initialized to a known state using the T input
 - Reset (asynchronous or synchronous) essential

T Flip-Flop Excitation Table

Q(t +1)	Τ	Operation
Q(t)	0	No change
$\overline{Q}(t)$	1	Complement

Flip-Flops Characteristics

For analysis

⁻or design

- Characteristic table defines the next state of the flip-flop in terms of flip-flop inputs and current state
 - Characteristic equation defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.
 - *Excitation table* defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

D Flip-Flop Descriptors

Characteristic Table

D	Q(t+1)	Operation
0	0	Reset
1	1	Set

- Characteristic Equation
 Q(t+1) = D
- Excitation Table

Q(t + 1)	D	Operation
0	0	Reset
1	1	Set


S-R Flip-Flop Descriptors

Characteristic Table

	S R	Q(t+1)) Op	eration
	0 0 0 1		Rea	-
Charae Q Excita	(t+1) tion T	= S + Iable	ation R Q,	defined
-	0 0 1 1	0 1 0 1	0 X 1 0 0 1	No change


Flip-flop Behavior Example

 Use the characteristic tables to find the output waveforms for the flip-flops shown:




Flip-Flop Behavior Example (continued)


 Use the characteristic tables to find the output waveforms for the flip-flops shown:




Exercise: Find State Diagram




Preser	nt state						Next State		
А	В	С	T _A	T _B	T _C	A+	B+	C+	у
0	0	0	1	0	1	1	0	1	0
0	0	1	0	0	1	0	0	0	1
0	1	0	1	0	0	1	1	0	1
0	1	1	0	0	0	0	1	1	0
1	0	0	1	1	1	0	1	1	1
1	0	1	0	1	1	1	1	0	0
1	1	0	1	1	0	0	0	0	0
1	1	1	0	1	0	1	0	1	1




Exercise: Find State Diagram



Present state						Next State		Y	
А	В	Х	J _A	K _A	J _B	K _B	A+	B+	у
0	0	0	0	0	0	1	0	0	1
0	0	1	0	0	0	1	0	0	1
0	1	0	0	0	0	1	0	0	0
0	1	1	0	1	0	1	0	0	0
1	0	0	0	0	1	0	1	1	1
1	0	1	1	0	1	0	1	1	1
1	1	0	0	0	1	0	1	1	0
1	1	1	1	1	1	0	0	1	0



 Given the following state diagram design the sequential circuit that implements it.
 Compare the design when TFF & DFF is used.



PS	input	NS	out
А	Х	A^+	у
0	0	0	0
0	1	1	
1	0	0	
1	1	1	1

Exercise

- Design the sequential circuit that implements the following state table using
 - JK Flip-Flops
 - T Flip-Flops
 - SR Flip-Flops
 - D Flip-Flops

Present State	Input	Next State		Output
A(t) B(t)	Х	A(t+1) E	B(t+1)	Y
0 0	0	0	0	0
0 0	1	0	1	1
0 1	0	0	1	0
0 1	1	1	0	1
1 0	0	1	0	1
1 0	1	1	1	1
1 1	0	1	1	1
1 1	1	0	0	1

Using JK FF

Prese	nt state						Next State		Y
А	В	Х	J _A	K _A	J _B	K _B	A+	B+	у
0	0	0	0	Х	0	Х	0	0	0
0	0	1	0	Х	1	Х	0	1	1
0	1	0	0	Х	Х	0	0	1	0
0	1	1	1	Х	Х	1	1	0	1
1	0	0	Х	0	0	Х	1	0	1
1	0	1	Х	0	1	Х	1	1	1
1	1	0	Х	0	Х	0	1	1	1
1	1	1	Х	1	Х	1	0	0	1

Using TFF

Presen	t state				Next St	tate	Y
А	В	Х	T _A	T _B	A+	B+	у
0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	1
0	1	0	0	0	0	1	0
0	1	1	1	1	1	0	1
1	0	0	0	0	1	0	1
1	0	1	0	1	1	1	1
1	1	0	0	0	1	1	1
1	1	1	1	1	0	0	1

Using SR FF

Preser	nt state						Next State		Y
А	В	Х	S _A	R _A	S _B	R _B	A+	B+	у
0	0	0	0	Х	0	Х	0	0	0
0	0	1	0	Х	1	0	0	1	1
0	1	0	0	Х	Х	0	0	1	0
0	1	1	1	0	0	1	1	0	1
1	0	0	Х	0	0	Х	1	0	1
1	0	1	Х	0	1	0	1	1	1
1	1	0	Х	0	Х	0	1	1	1
1	1	1	0	1	0	1	0	0	1

Exercise

- Design the sequential circuit that implements the following state table using
 - JK Flip-Flops
 - T Flip-Flops
 - SR Flip-Flops
 - D Flip-Flops

Present State	Input	Next State		Output
A(t) B(t)	Х	A(t+1) E	B(t+1)	Y
0 0	0	0	1	1
0 0	1	0	0	1
0 1	0	1	0	0
0 1	1	1	1	0
1 0	0	0	1	1
1 0	1	0	0	1
1 1	0	1	1	0
1 1	1	1	0	0

Topics Covered

- Storage Elements and Analysis
 - Introduction to sequential circuits
 - Types of sequential circuits
 - Storage elements
 - Latches
 - Flip-flops
- Sequential circuit analysis
 - State tables
 - State diagrams
 - Equivalent states
 - Moore and Mealy Models
- Sequential Circuit Design
- Other Flip-Flops Types

Terms of Use

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.

Updates of Chapter5 Slides By Dr.Waleed Dweik

0

• Input equations:

•
$$S_A = \overline{Q_A} \cdot X$$

$$\circ \ R_A = Q_A + \bar{X}$$

$$\circ \ S_B = Q_A \cdot \overline{Q_B}$$

$$\circ \ R_B = \overline{Q_A} + Q_B$$

• Output equation:

•
$$Y = (Q_A, \overline{Q_B}) + X \rightarrow Mealy$$

• Input equations:

•
$$T_A = \bar{C}$$


$$\circ T_B = A$$

•
$$T_C = \overline{B}$$

• Output equation:

•
$$Y = A \oplus B \oplus C \rightarrow Moore$$





• Input equations:

•
$$J_A = A.X$$


•
$$K_A = B.X$$

•
$$J_B = A$$

•
$$K_B = \overline{A}$$

• Output equation: • $Y = \overline{B} \rightarrow Moore$









Implementation using D-FF:


Present State	Input	Next State	Output
А	Х	$A + = D_A$	Y
0	0	0	0
0	1	1	1
1	0	0	1
1	1	1	1



 $D_A = X$



Y = A + X






• Implementation using T-FF:

 T_A


Present State	Input	Next State	Output	
А	Х	A+	Y	T _A
0	0	0	0	0
0	1	1	1	1
1	0	0	1	1
1	1	1	1	0

Q

- A



$$T_A = \bar{A}X + A\bar{X} = A \oplus X$$



Y

