


# \*\*chapter (2)



80286 upto ↑ & above invisible appeared registers

\*\* كل صالح جديد يجمع له بعض من نفس ال family ال قديمه لكن يضيف له بعض (component) ال السابقه ولكن يضيف له بعض  
 Each new processor contain same component of the previous but adds other new ones.

example: I can't delete old register or change its name  
 I can only add new registers without making any change on the old ones.





E: used to differentiate between a 16 bit or 32 bit register.



segment registers are only 16 bit, there's no other choices

instead of having larger registers they added two new ones (FS, GS)



\* Changing the value of AX means also changing AL, AH, <sup>2</sup> changing the value of AL, or AH means changing AX

<sup>3</sup> but changing data in AL, ~~or AH~~ doesn't change the data in AH

\*\* the result of multiplication or division is put in the accumulator (EAX) if its not enough in size the rest of the result will be put on DX (data register)

so  
\* 2<sup>50</sup> = Peta → 52 bit address bus.

\*\* 4 Peta byte of memory is the → maximum

**BX** → holds offset address

**CX** → Count → hold special instruction  
for example: (loop)  
↳ counter inside CX.

• BP → No 8 bit size choice.

• DI

source destination.

MOV SI, DI ✓

• SI

MOV **DI, SI** ✓

↓  
\*\*Source register can be used as destination and destination can be used as source. (in MOV instruction)

\* in some instructions (DI) must be destination and (SI) must be source.

• R8 - R15 → all general

→ it has 8 bit size but it doesn't have two choices between high and low like the previous registers

→ only low (first 8 bits)

Special Registers:- RIP → the value changes automatically.  
↳ 16 bits

\*\* Flags that are affected with logical & arithmetic processes :- ~~AG, A~~ A, Z, S, T, O, C, P

⇒ after making for example (add) operation between two binary numbers, I'll get the result (new number) and the value in the flags will be changed due to their function.

• P (Parity) → over flow not counted with the bits.

• others are defined in slides.

### \*\* Segment Registers

Purpose: Connecting each one of them on the beginning of a certain segment, because any program will be downloaded randomly on the RAM.

\*\* If the program has only one segment it will be (code) CS; No program without code.

\*\* Real mode memory from 00000 - FFFFF

Segment address offset is 64 k byte from the beginning address

→ 10000 (beginning)  
+ F000 (offset) → it could be ← F000  
1F000 → F000 is the max  
(actual address)

\* when a program is randomly downloaded on RAM beginning & ending address may be changed but

the displacement or offset between them will be the segment

\*\* effective address will change but the offset won't, that's why I deal with offset.

→ if the beginning address was 10000 it will be in the segment 10000

\* all beginning addresses start with zero at the LSB, so in segment we ignore the first zero.


$$EA = \text{Segment} \times 10H + \text{offset}$$

↓ ↓ address  
effective

↓  
add put zero on right.

### \*\* Hexadecimal addition & subtraction :-

→ add every two digits as decimal and you'll get the result X:



↳ then  $16 + X = \text{the result}$

$$X = X - 16$$

and carry 1

→ in subtraction :-

subtract each two digits as decimal

$$X = \begin{cases} 0-9 \equiv 0-9 \\ 10-15 \equiv A-F \end{cases}$$

\* don't forget in exam to write

A = 10

B = 11

C = 12

D = 13

E = 14

F = 15

Carry

1	9	C	3	7
1	6	D	B	A
16	25	15	17	
16	16		16	

→ the answer.

0 9 F 1

6 2 + 16 = 18 (borrow)

9	C	<del>7</del>	<del>2</del>
1	B	4	3
		18	3
		15	

→ the answer.

8 1 2 F


$$9 + 16 = 25$$

$$25 - A = 15 \rightarrow F$$

$$0 + 16 = 16$$


$$16 \rightarrow 15 \Rightarrow F$$

\*



$$12 + 16 = 28$$

$$\frac{15}{13} = D$$



**0 F 4 D** → the answer.

\* Segment \* 10H + offset = effective address

→ Convert 08F1 : 0100 to a linear address :-

$$\begin{array}{r} \underline{08F1} \\ \downarrow \\ 08F10 \\ + 00100 \\ \hline 19010 \rightarrow EA \equiv \text{linear} \end{array}$$

\*\* the address of the segment is stored on the segment Register

\*\*\* → if the code segment starts at 10000 then (1000) will be stored on CS - what about the offset?

it will be stored on a special Register called (IP) / instruction pointer

\* then the effective address =  $10H * \text{segment} \oplus IP$

offset  
for the  
next  
instruction  
of the  
code  
segment.

- SS → stack pointer (special Register)
- BP → base pointer (general)

\* the default of the base pointer is (stack segment)

<u>Segment</u>	<u>offset</u>
CS	IP
SS	SP or BP
DS	BX, DI, SI

destination source.

16 bit.

ES or string instructions

the default for DI is DS  
but if I had string instructions  
⇒ with ES  
extra segment.



\*for the 32 bit table

each Register that store an offset is changed to its 32 bit

example: IP → EIP  
SP → ESP

FS, GS → No defaults

the main change that

EAX, EBX, ECX

→ as a 32 bit registers can store an offset and they can be default for Data Segment

but as a 16 bit

AX, CX, DX, they're not able to store an offset.


\* Segment Size = Ending address - starting address

Figure 2-5

code segment

→ Ending

F 14+16 = 30  
9 16 ↑  
~~0A0EF~~  
~~090F0~~  
00F0F



# Effective mode :-

selectors & Descriptors

using segments <sup>\*</sup> indirectly

selector leads me to the Descriptor which lead me to the segment.

8 bytes that have all the information about the segments.

\* In real mode the Register selects segment

\* directly

each descriptor 8 byte.

local table

↓  
64 k byte.  
max

global table

↓  
64 k byte.  
max

both local & global :  $\frac{64 \text{ k byte}}{8 \text{ byte}} = 8 \text{ k}$

8 k =  $8 * 1024$  → descriptor in the table.

\*\* limit  $\equiv$  size  
for a  
segment

Figure 2-6

(1) descriptor (1) :-

limit  $\rightarrow L_0 - L_{15}$  (16 bit) = 2 byte

(2) starting address for the segment.  
 $B_0 - B_{23}$  (24 bit)  $\rightarrow$  3 bytes.

from point 1  $\stackrel{\text{max}}{\uparrow}$  size of the  
segment =  $2^{16} = 64k$  byte.

from point 2

$$\text{memory size} = 2^{24} = 2^4 \cdot 2^{20} = 16 M$$

by number of the base bits I can determine with descriptor I must use given address bus size, because both lead me to know the memory size.

Descriptor (2) :-

1 limit ( $L_0 - L_{19}$ ) = 20 bit  $\rightarrow$   $\stackrel{\text{max}}{\uparrow}$  segment size =  $2^{20} = M$



2 base ( $B_0 - B_{31}$ ) = 32 bit  $\rightarrow$  memory size = 4 G byte.  
 $\downarrow$   
address bus size.

3 A : Available.  $\left\{ \begin{array}{l} 0 \rightarrow \text{not available} \\ 1 \rightarrow \text{available} \end{array} \right.$

• what does available mean? some descriptors are not connected to

segment, so limit & Base may contain rubbish data in this case  $A_j = 0$


aw  $A = 1$



- there is 1 unused bit.

\* descriptor (3) := any descriptor with base larger than 32 bit is called 64-bit

L with D  $\rightarrow$  tell us we're working on together 16 or 32 or 64 bit.



\* what is access right?  
①  $P = 0$  → undefined → my descriptor is not connected to a certain segment.  
 $P = 1$

$P = 1$  → connected to a segment and gives me its info.

② **DPL**, compared to RPL

00 → highest  
01  
10  
11 → lowest priority

③ S → 0 → describes system  
1 → describes code or data segment

④ **E** | **ED/C** | **R/W**

3 bit, we read them together

\*  $E = 0$  → describe data segment  
≡ doesn't describe code segment.

ED = 0 data is filled ↑ upward

ED = 1 ↓ to be filled downward (stack)

W → 0 → may not be written

1 → data may be written.

if  $E=1 \rightarrow$  describe code segment.

$C=0 \rightarrow$  ignore DPL

$C=1 \rightarrow$  enable DPL

$R \rightarrow$  may be read

$R \rightarrow$  may not be read

? reading = run

⑤ A

\* contents of Segment Register:- (16 bit)

fst 2 bits.

① RPL must be  $\geq$  DPL

$01 \geq 11$

$10 < 00 \times$

bit 2  $\rightarrow$  ② TI  $\begin{cases} 0 \rightarrow \text{global} \\ 1 \rightarrow \text{local} \end{cases}$

③ selector  $\rightarrow$  13 bit

2  $\rightarrow$  15

$\rightarrow$  to select one from the 8192 descriptors.

0008

asa content of Register



descriptor

(1)

Global descriptor


RPL → 00 → the highest in priority  
00 ≥ DPL for sure.

Q: is access is granted? Yes, RPL 00

Fig 2-9

① I'll choose global table

then go to descriptor (1)



descriptor (1) →

Q: what is the starting address for the target segment?  
100000 H

Q: what is the segment size? 00FF

in decimal? 255 decimal

Q: What is the last address?

Starting + limit = 1000FF H

10010010  
P DPL E ED

Q: is this a system described? Yes / No

S=1

Q: is this a code segment? Yes / No

E=0  
(data)

Q: this is (data/stack) segment?

From ED

Q: Can you modify this segment? Yes.

DS

not stack → not SS

not code → not CS

Q: has this segment been accessed before? No

A=0