Embedded System Zomparter system on a non-computing device Fral time constrains: there is a development the actions.


Should stick to: To say understand any E.S I I I mout and august ex interaction to other devices on how deep to the code-placking then you don't here access to the cool

A STATE OF THE PARTY OF

cives: everything and I shouldn't reach the benef Computer Components less writing cost in power stit holds values of variables (x, a) -> PATA Money (RAM): voletile (lost when power is down) > Program Memory (Ram) Remement. (. bin) holds the adv compilation: compiler -> bin Dehecks for errors D'Extresates machine code tata memory Void mann( Power down

	1. component	
T/6		
	AND SOME SOME AND ADDRESS OF THE PARTY OF TH	Lord Market Mark
- Dus		
Memory	alecto	memory: volutile sholds value of ester, less power in writing
	Variables, to	ister, less power in withing
	prog mennenj	: permennens; hulels instructions
		Adjess is called the first vector
Reset vee be execus	ted on pour	ess of the first instruction to
While the instrib	CPU coeus cing fetchel (	pipelining
the Program Continu	Counter (PC) to be creer	: holds the address of the new
cpcisa	uto i neveme	wheel
C: Yest	act or (0000	) - on power up inte

Van neuman Ave Less complexity due to less buses Hunvard: 2 buses for cach module faster due to pipchining Five Apple



tensprietion Set: detailed elescription for each instrument can use to write programs esser code

Cisci, to many types of instructions, more functioning


many adelyessing modes, withersprog time

length with with astro reaccution time Five Apple PIper ming

more self-contained, powerful, and faster

- A special category of microprocessors emerged
  - Microcontrollers
  - Intended for control purposes
  - No high computational power, huge memories, or high speed is required
  - Has excellent I/O capabilities

Small, low cost, and self contained





Microprocessors and Microcontrollers


### Microprocessors and Microcontrollers

- Microcontroller Families
  - Different families with each family built around the same core
  - · Family members differ in memory size and peripheral capabilities

Same Core
Same ISA








Microprocessors and Microcontrollers dud intitre packaging


- Microcontroller Packaging
- Pins for I/O, clock, communication, and Power.
  The number of pins usually determines the size of the



### Microchip and the PIC Microcontrollers


- Peripheral Interface Controller (PIC) was originally a design by General Instruments intended for simple control applications
- In the late 1970s, GI introduced PIC® 1650 and 1655
  - Standalone design
  - RISC with 30 instructions
  - · Single working register (accumulator): holds the result of the last
  - Many attractive features
- PIC was sold to Microchip

Microchip and the PIC Microcontrollers



8-bits M.C: this size of the data memory size is 8-bits
For all variables = all variables are 8-bits in size

## Microchip and the PIC Microcontrollers




pluc's name in the given series advanced technology Microchip and the PIC Microcontrollers

· PIC Fam stack: Volot	ilies ik meurs	momarically and which	written on and is samether if we	d read toms
PIC Family	Stack Size (words)	Instruction Word Size	No. of Instructions	Interrupt Vectors
42CV/12CV		12- or 14-bit	33	None
12CX/12FX		12-bit	33	None
16C5X/16F5X	2	TZ-Dit		
16CX/16FX	8	14-bit	35	
17CX	16	16-bit	58	4
18CX/18FX	32	16-bit	75	2


Call substanting => PC = address of 1st instration • Example: the 16C84 was the first of its kind built using CMOS technology. It was later reissued as 16F84 incorporating flash memory and other technological features


Nowah of stack: No nested calls
vested call: do a call believe returning from Paris
call

18CX/18FX



Scanned with CamScanner





### Ser.

Power

Progran

Oscilla SUK

*aenera* 

Circu

Master clear

Ground

External clock

Serial Programming input/outp data except GP3)

Circ Serial mingTM clock

	B w	id range	family: &	3-bits M.CIR	ISC, Howard
	3 FEE	PROM 2	stores Kari	ables for holding	settings
	Device	No. of pins*	Some	members of the PIC 16 Corios C	amily
family	16F84A	mot all of HAS above	DC to 20 MHz	(K = Kbytes, i.e. 1024 bytes  1K program memory. 68 bytes RAM. 64 bytes EEPROM	1 8-bit timer  1 3-bit parallel port Port A
	16F84A-04 16F873A	As above	DC to 4 MHz	As above  As above  4K program memory	As above with extended supply voltage range  As above  3 parallel  Scanned with CamScanner

# - Among My Comite ナコの

Scanned with CamScanner

くり


25 "Port B, bit 0 Port A, bit 4 RA4/TOCKI Port B, bit 3 Port B, bit 2 Port A, bit 3 Port B, bit 1 Port A, bit 2 Ground Reset RB0/INT MCLR RB2 **RB3** [ RB1 RA3 RA2 SS 8  $\infty$ RA1 RA0 RB5 RB4 RB6 RB7 < OSC2/CLKOUT OSC1/CLKIN 8 Supply Port B, Port A Port B. Port B, Port A, Port B, bit 0 <u>bit</u> 1 bit 7 910 voltage Oscillator connections **bit** 5

Port 18 Pins / DC to 20MHz Bytes of EEPROM / 1 8-bit Timer / 1 5-bit Parallel Port / 1 8-bit Parallel 1K program Memory/ 68 Bytes of RAM / 64


٠.

also counter/timer clock input

<sup>&</sup>quot;also external interrupt input




## The PIC 16F84A Memory Organization




 The PIC 16F84A Memory Organization
 The Configuration Word holds some contiguration without the play.
 A special part of the program memory
 Allows the user to configure different features of the microcontroller at the time of program download and is not accessible within the program or while it is running

	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	
	CP	CP	CP	CP	CP	CP	CP	æ	CP	CP	PWRTE	WDTE	FOSC1	FDSCO	
	bit13													bitO	
bit 13-4 CP: Code Protection bit if = 0 then your code i> protected  1 = Code protection disabled 0 = All program memory is code protected															
	bit 3	PWRTE: Power-up Timer Enable bit : If equals O on Power we keep M-E whose I = Power-up Timer is disabled made for a white C o = Power-up Timer is enabled									- We Set				
	bit 2		T = AAL	Watchd T enable T disabl	ed	Enable	bit 🍃	it	Ceset	5 14	C		(eg/		
	bit 1-0		10 = H	:FOSCO C oscillato S oscillato C oscillato	br hig	hspe	ed	Som	20	atibi	1 Wo		` 1	firs the t	ype



to access any word in the memory 1-bit = 1) chose the bank 15 not whosen betale 7- bits = 2) choose the adelass in the bank the penefit => you save one bit from the address
to any word in the date memory \* Cost : additional steps to select the bount if the instruction containing an address to the destar memory, word = 7 the address is I bits & the 8th bit comes from the starter register a compiler discords the letemost bit assume that there exists an instruction carried RD reads the date 5th Oit Inspurs register Dank 1 100 Five Apple


the default pank address is bant of we can overwrite the already selected pank address of the by selecting the bank we want =7 changing the 5 th bit of the in the status register EEPRON example (read EEPRan fromador (15)) 1) write the address you want to Read in FEADRE self 2) Select pank 1 (b1) RD bit in EECON1/Start reading from EEPROME to EEPAW 5) to kead the copied word, you RP bit set by SW, cleaned by HW With the Value (30) 6) Set WR WIT TO IN EECONS have any extor in the witting WRERR 1



if we have a prog that is composed of instra-=> Tinst = 14 Tosc = 1.45 2 MS = 20,MS for a prog with a to instra=7 tox
if there is no pipelining approximately because the fetched instruction is not flest the one that will be executed next. In this case, the tetchel instruction will be flushed, and the correct instruction except the just that causes the failure / take 2T just 

6 ww Up internal On power up = 7 Reset PINS wi motiff the compacitor is charged, wh time relative contract T = R C A Rs is so will discharge through it )

Faster (Capacitar will discharge through it)



10-bits rapple Counter after 1024 cycles of the 1 2 ms driving clock, augus = 1/12 ms WRT is I we have to wait form If enable pwRT is enabled sconfiguration word fault senabled if you choose OSC of types 1) Virtically ACSTR B) General Registers

The PIC 16F84A Memory Organization

Data Memory and Special Function Registers (SFRs)

<ul><li>SRAM</li></ul>	(volatile)
------------------------	------------

Banked addressing

• Special Function Registers SFRs

• Special Function Registers SFRs

• Locations 01H-0BH in bank 0 and 81H-

8BH in bank 1

 Used to communicate with I/O and control the microcontroller operation

Some of them hold I/O data, new of wife

Fred To levice has a memory work work of the General Purpose Registers

Addresses OCH – 4FH (68 Bytes)


Used for storing general data

File Addre	Indirect addr.(1)	Indirect addr,(1)
on oon	TMRO	OPTION_REG
01h	PCL	PCL
020	STATUS	STATUS
QUI OSh OSh	FSR	FSR
04h	PORTA	TRISA
MO	PORTB	TRISB
Willer och	THE RESERVE TO SHAPE OF THE PARTY OF THE PAR	
07h	EEDATA	EECONI
oan	EEADR	EECON2(1)
OAD	PCLATH	PCLATH
	INTCON	INTCON
1H- och		
	General Furpose Registers (SRAM)	(accesses)
n word Ve	5 ·	
7 mach		
Should the son		
7Fh	Bank 0	Bank 1
man a handaman a		Bank 1
Moto 1:	Not a physical se	mory location, res

Not a physical register.


## The PIC 16F84A Memory Organization

• Special Function Registers (SFRs) interacting with peripherals




## The PIC 16F84A Memory Organization

Data Memory Addressing



The Related . Data Related

- EEPROM Data Memory
  - 64 bytes Non-volatile
  - 10 000 000 erase/write cycles
  - Used to store data that is likely to be needed for long term
  - Operation is controlled through EEDATA (08H), EEADR (09H), EECON1 (88H), and EECON2 (89H) SFRS (ale OFF AVOR)
  - To read a location
    - store the address in EEADR and set the RD bit in EECON1
    - data is copied to EEDATA register
  - To write to a location
    - data and address are placed in EEDATA and EEADR, respectively
    - enable writing by setting the WREN bit in EECON1 SFR
    - store 55H then AAH in EECON2
    - commit writing by enabling the WR bit
    - Once the write is done, the EEIF flag is set in EECON1.



## The PIC 16F84A Memory Organization The EECON1 Register (88H)


U-0	U-0	U-0	R/W-0	R/W-x	RW-0	
			EEIF	WRERR	WREN	RVS-0 RVS-0
bit 7						WR RD
						bit o

set by hardwered by software Unimplemented: Read as '0' bit 7-5 EEIF: EEPROM Write Operation Interrupt Flag bit 1 =The write operation completed (must be cleared in software) o = The write operation is not complete or has not been started WRERR: EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any MCLR Reset or any WDT Reset during normal operation) 0 = The write operation completed WREN: EEPROM Write Enable bit bit 2 1 = Allows write cycles o = Inhibits write to the EEPROM WR: Write Control bit 1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software. o = Write cycle to the EEPROM is complete bito RD: Read Control bit 1 = Initiates an EEPROM read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software.

o = Does not initiate an EEPROM read

May ter destination bit D Vestell stoked in Wregister operands Opcode works 1 ypes of instructions memory DByte oriented works on one word/Byte f (7-bits) addings of data memory file register to works on data memory f (7-bits), b (3-bit) (bit location) literal all operations: the value is in the instruction destination is w- reg operations: they change path of execution an adelivers for the instruction Scanned with CamScanner

Arithmetic instructions Exemples Given that the alector menning and the w- Reg Vouse the following initial state, what are the fined states after executing the following code > 3+7=A0=>W=10 > A+3=7data(17)=D



logical instructions: we use them to de bits marking if you want to set, clear, or complement a part of the X B Ø = X X B 1 = X. Complement X. Ø = O Quew .... X - 1 = X X + Q = X X + 1 = 1 Substantial SubstaTORWS XORWF run I just to clear the frest signifull - bits of the W-reg and keep the others ANDLW FØ 2) Set the most signif. 4- bits in the W-Reg JORLW F.O


AND IW FO Write F JORWF TORWF Data Movement Tustractions MOVF F duta memory MOVLW themphs: Write cale to Initalize the


Bell to

4 4 7			
7	*		
	y .		
to addr	0123	j	
357			400 E
		1	
11 1-0 -22-20	The said		
			Y.
, , ,		six 1c	2
relie In	- turk	1 1 2	*** ***
	1		
W. W. Anii S	C 1		3
7 13 314	A DEST	5. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	// /
	,		4
Tootes			
	The state of the s	The second of	
			7
		45	10
War and the same		and the second	
25	51		1
	1	4	+
			1
			11
2			
Reg = 1	A5 1		1
		to oddwiss 23	

you can't return one instr Suproutine interropt Touchit and Branch: GoTO it condition trave if else the condition is true The value in address t 100PJ TNICEST 1 but Inevenuent > me

INCF if [24]>5 [24]+ Ex: For (int i=15 ; i 20, i--) MONEW





Zero-bits 5,55 - memory Assembler details 1011 Assembler directives = it gives some information to the assemble at compilation time, then they're discourded Hordinge ( i oStream. h7 => you can address registers and bits using their hame

tells the assembler than the new with should be stoked in 05 STONE nstc2 0000 nstr3 4000 MOYLW adelifess Vax1 vour

Sample program ] 0RG 0000 ORG 0004 ISK GOTO ISK

[23]77 => C=1 [23] = [24] - 83 MOVLW BTFSE STATUS, C G010 BCF STATUS, C 23,1 MOVLW SUBWF MOVWE 23

worlw 7		
SUBUF 23, d		
BTESS STATUS, C	11.	
GOTO MUL		
Sub Morlw 8		
SUBWF 24, Ø		
wovwf 23		
GOTO Next		
LUL BCF STATUS, C		
RLF 23,1	and the same of th	
RCF STATUS, C		
R1F 23,1	D. EVITTE	7-3
		719
for ( i = 20 ; i) 0 ; i.		
[22]++		
Laurter EQU 23		
MOVLW 0/201		
Mornt Tounter		
Hotels 100p TNCF 22/1		
PECF5Z Commer	1	
GOTO 100p		

int i= 5 i < 30 i itt add 3 to the address 1 Lounter MOULW Counter mov wf MOV LW INCF Counter MOVIN D'30 SWBWF Counter, O 31 STATUS, Z Touch Ime exercise for (jut x = 3 i x = 50 i x += 2 = 10 = 10 [23] == 7 ([24] is even) . This muliphy [24] by 2 copy the value in address 15 to 16 untiply the Value in adelsess 18 by 23

13T FS 5 STATUS Store 33 Stor 44 Store 33 MOVWF 33 Lever COTO MENT

# The PIC 16 Series Instruction Set Encoding

BCF 03,5 APPLW 7

Byte-oriented file register operations f (FILE #) OPCODE d = 0 for destination Wd = 1 for destination f f = 7-bit file register address Bit-oriented file register operations 7 6 16163 f(FILE #) b (BIT #) OPCODE b = 3-bit bit address f = 7-bit file register address Literal and control operations 8-bits General 6-bib k (literal) OPCODE k = 8-bit immediate value CALL and GOTO instructions only


13 3- bib 11 10 k (literal) OPCODE

k = 11-bit immediate value

Check A for opeco CO

# Assembler Details

Any assembler line may have up to four different element



• We can specify values in different bases in assen

programs

		Raclix	Example	
if the Her value stort   with a terror it should default be preceded by 0x or H	- terres	Decimal	D'255'	
	Lester it Should default	Hexadecimal	H'8d' or 0x8d	
	Octal	0'574'		
		Binary ASCII	B'01011100'	
			'G' or A'G'	

# 0R85 05

# Assembler Details

instr 2 06 instr 3 09

Assembler directives

 These are assembler-specific commands to aid the proce of assembly programs

Of the the

Assembler directive

heat instructed bestoked in address 05

Set program origin

equ

Define an assembly constant; this allows us to assign a value to a labe

cblock and endc

Define a block of variables

#include

End program block Include additional source file


# Sample Program 1

Write a program to add the numbers stored in locations 31H, 45H, and 47H and store the

ADDWF 47, 0/ MOVWF 22

#### Sample Program 2

Write a program to swap the contents of location 0x33 with location 0x11



ed with CamScanner


	San	ple Prog	ram 2
STATUS	equ	0x03 5	; define SFRs
,*************************************	goto	CTORS ************************************	**************************************
INVEC .***********		0x0004 INVEC N PROGRAM *****	; interrupt vector
START	bcf movf movwf	STATUS, RP0 0x33, 0 0x22	; select bank 0 ; put first number in W ; store the 1 <sup>st</sup> number temporarily
	movf	0x11, 0 0x33	; get 2 <sup>nd</sup> number ; store 2 <sup>nd</sup> in place of 1 <sup>st</sup>
	movwf	0x22 , 0 0x11	; get 1 <sup>st</sup> number from 0x22 ; store 1 <sup>st</sup> in place of 2 <sup>nd</sup> ; and lose loop
DONE	goto end	DONE	; endless loop $14 \text{ fosc} = 4 \text{ MAZ}$ $3 \text{ fosc} = 0.25 \text{ MS}$
			-) 1050 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -

# Summary Execution time of this program is also us

- The PIC 16F84A has 35 instructions to perform different computational and control operations
- Programs can be written using different levels of abstraction
- Using assemblers simplifies the program development process
- There exist many IDE to aid writing programs and simulate their behavior before putting them into hardware

executed when calling called by compiler calculates value o May: 1) the using timers & interrupt 2) Su using NOP FO3C 54K#Z toop code that two on a IED 25-50 NOP instr (+250 ms delig) 1 instr = 1 ms code that turns off LEP 6000 ( coie, sède.) 250 m delens can only store 1024 instructions in the program memory o reads in the maximum # of iterations uov Lw Counter les wf mean mm 4001 NOP [perate us NOP Not del57 Counter, 1

NOVLW Count NovwF hesped 1-op NovLw 256 x 250 1 reations 1 Furan PECF52 Count 1 Zocint H, 1 Morne dulaysus De CFSZ 60 P Movw F



Example: write subroution to give martly this dulary including the call instruction assuring Force = 400 kHz 1 inst = 4 = 7 ms = 10 ms x # of Tinst ~ 700 linst delantons moxlu Counter morwo Counter, 1 PECFSZ GOTO 1ctum last iteration if we pat month (P172)

Hard intty = 4x+544= 8697, we need 700 to get 71 more 1000

Nested loop: Initialization + first literation + last external
iteration + all internal except last 1 last internal all conternal iterations except first and last Comple at stide 23

Ex: write Cade to clearly memory from address OXIO to OXYE MOYLW MOVWF Courses we need Indirect Adole INCF Counter, 1 NOVLW OX50 SUBWE Counter, & MESS STATIM, 7 10000 Indirect addressing Dwrite the address in FSR 2) replace the opcioned of with 00 or INDF e.g water cale to Inevenue the value 14 using direct to indirect addressing modes 

LIGHLW 14 MOVWF FJR Example Indirect Aldye Solution P/64 MULW Course LovwF OXIO MOYLW Moure TNCF FSRII How to do Ronk scheetion STATUS (5) judirect FSR read the value in address 6

0x95 Moll MOVWE Courte Squares [3] Squares Vetho retu Veyly rethu rather p'16 125/ p/25 bigger and conjunctor retrained

Five Annia
Scanned with CamScanner

#### Example - Continued

CIRW move 31,1 BTFSC STATUS, Z clrw multiply ; repeated addition addwf 0x30, 0 Repeat 30,0 decfsz 0x31, 1; counter 1000 APPWF 31, 1 DECESS goto repeat visér le din Elmi Goto return return end Temp

### Generating Time Delays

- In many applications, it is required to delay the execution of some block of code; i.e. a time delay!
- In most microcontrollers this can be done by
  - Software
  - Hardware (Timers)
- To generate time delay using software, <u>let the</u> <u>microcontroller execute non useful instructions</u> for certain number of times!
- If we know the clock frequency and the cycles to execute each instruction we can generate different delays

Delay = # cycles x clock cycle time = #cycles x 4 / Fosc Times Erace the code

#### Generating Time Delays

• Example 5: Determine the time required to execute the following code. Assume the clock frequency is 800KHz. Fox

D'200'; initialize counter

D'200'; initialize counter

D'200'; initialize counter

D'200'; initialize counter

COUNTER

The second of mover of mov

What if this code to be used as a subroutine??!!

(iteral addressing: to dead with values directly , no memory dealing with class Working with Data

Rivert addressing: coolings of the valy

memorindirect Addressing is in the instruction itself.


Data Bus

Data Bus

Direct addressing is capable of accessing single bytes of data

 Working with list of values using direct addressing is inconvenient since the address is part of the instruction

- Instead, we can use indirect addressing where
  - The File Select Register FSR register acts as a pointer to data location. address of the value is in 13 R
  - The FSR can be incremented or decremented to change the address
- The value stored in FSR is used to address the memory whenever the INDF (0x00) register is accessed in an instruction
- This forces the CPU to use the FSR register to address memory



addresses