

Embedded Systems

Computer system on a non-computing device

Real time constraints: there is a deadline that the system should stick to:

To ~~easy~~ understand any E.S

1- Input and output

2- User interaction


3- Link to other devices

4- Hardware

5- Code


you have access to the code → backup then edit.

you don't have access to the code



Microcontrollers of the same family have the same core and the same instruction set. slide 22

software driven: everything in the E.S is controlled by the code. (always running)



Computer Components:

CPU / busses / I/O / Memory


less writing cost in power and time

- bit holds values of variables (x, a) →
- DATA Memory (RAM): volatile (lost when power is down)
- Program Memory (ROM) Permanent. (.bin) holds the code

compilation: compiler → .bin

1) checks for errors

2) Generates machine code



Computer's components

CPU

I/O

busses

Memory — data memory: volatile, holds value of variables, faster, less power in writing

prog memory: permanent; holds instructions

On power up; the CPU fetches the first instruction from a defined address, this address is called the reset vector




Reset vector is the address of the first instruction to be executed on power up & reset

While the CPU executes the current instr, the next instr is being fetched (pipelining)

* Program Counter (PC): holds the address of the next instruction to be executed

* PC is auto incremented


PC: Reset vector (0000) → On power up ~~it~~



Van Neuman Arch:

2 buses for all
less complexity due to less buses


Harvard: 2 buses for each module
faster due to pipelining



word size: when you write a value or read it then you deal with w-bits

Size of memory $= w \times N$

address bus $\lceil \log_2 N \rceil$



Para Memory

Prog Mem

Instruction Set: detailed description for each instr
we can use to write programs

CISC: too many types of instructions, more functionality,
many addressing modes, witness prog time

RISC: few simple instrs.

longer code


faster execution time due to more optimised

pipelining

Five Apple

more self-contained, powerful, and faster

- **A special category of microprocessors emerged**
 - Microcontrollers
 - Intended for control purposes
 - *No high computational power, huge memories, or high speed is required*
 - *Has excellent I/O capabilities*
 - Small, low cost, and self contained




Microprocessors and Microcontrollers

Microprocessors and Microcontrollers

- Microcontroller Families

- Different families with each family built around the same core
- Family members differ in *memory size* and *peripheral capabilities*

Same family
= same core
& same ISA




Microprocessors and Microcontrollers

- Microcontroller Packaging


- Plastic packaging

- Pins for I/O, clock, communication, and Power.

- The number of pins usually determines the size of the chip



space between pins




Microchip and the PIC Microcontrollers

- Peripheral Interface Controller (PIC) was originally a design by General Instruments intended for simple control applications
- In the late 1970s, GI introduced PIC[®] 1650 and 1655
 - Standalone design
 - RISC with 30 instructions
 - Single working register (accumulator): holds the result of the last instruction
 - Many attractive features
- PIC was sold to Microchip


Microchip and the PIC Microcontrollers

Microcontroller's families can be found in the datasheet



8-bits M.C: the size of the data memory size is 8 bits
for all variables \Rightarrow all variables are 8 bits in size


Microchip and the PIC Microcontrollers Families



low power → MCS name in the given series

→ don't care

series →



advanced technology

incorporates flash memory

for each one is with A last ⇒ advanced

CMOS Microchip and the PIC Microcontrollers

• PIC Families

Stack: Volatile memory automatically written on and read from
 → It holds the return address (saved for if we have an interrupt)

PIC Family	Stack Size (words)	Instruction Word Size	No. of Instructions	Interrupt Vectors
12CX/12FX	2	12- or 14-bit	33	None
16C5X/16F5X	2	12-bit	33	None
16CX/16FX	8	14-bit	35	1
17CX	16	16-bit	58	4
18CX/18FX	32	16-bit	75	2

call subroutine → push PC # of the next instr to stack
 ⇒ PC = address of 1st instr of subroutine

- Example: the 16C84 was the first of its kind built using CMOS technology. It was later reissued as 16F84A incorporating flash memory and other technological features


N levels of stack: N nested calls

nested call, do a call before returning from previous call

Microchip and the PIC Microcontrollers

PIC Characteristics


- Low-cost
- Self-contained
- 8-bit
- Harvard architecture
- RISC
- Pipelined
- Single accumulator (the working or W register)
- Fixed reset and interrupt vectors \Rightarrow Can't be changed.



we need at least 2 levels of stack if we want to do nested function calls

Reset Vector: the address that is automatically loaded in the PC on power up



Interrupt Vector: // // // // // // // // //



The PIC 12 Series

Handwritten notes in Arabic:
 21 ذو
 21

- PIC 12F508/509
- The smallest and simplest PIC



Key

- | | | | |
|-------------|--|------------|----------------------|
| V_{DD} : | Power supply | V_{SS} : | Ground |
| V_{pp} : | Programming voltage input | MCLR: | Master clear |
| OSC1, OSC2: | Oscillator pins | CLKIN: | External clock input |
| GP0 to GP5: | General-Purpose input/output pins (bidirectional except GP3) | | |
| CSPDAT: | In-Circuit Serial Programming™ data pin. | | |
| CSPCLK: | In-Circuit Serial Programming™ clock pin. | | |

→ mid range family: 8-bits M.C, RISC, Harvard

3

permanent

→ EEPROM stores variables for holding settings for I/O mask B-b


Some members of the PIC 16 Series family

mid range family

Device number	No. of pins*	Clock speed	Memory (K = Kbytes, i.e. 1024 bytes)	Peripherals/special features
<u>16F84A</u>	18 <i>not all for I/O</i>	DC to 20 MHz	1K program memory. <i>code memory</i> 68 bytes RAM. 64 bytes EEPROM	1 8-bit timer 1 5-bit parallel port Port A 1 8-bit parallel port Port B
16LF84A	As above	As above	As above	As above, with extended supply voltage range
16F84A-04	As above	DC to 4 MHz	As above	As above
16F873A	28	DC to 20 MHz	4K program memory	3 parallel ports

An Architecture Overview of the 16F84A

whenever = 0 ⇒ Reset Vector (PC ← Reset Vector)




OSC1/CLKIN Oscillator connections :- for clock

Supply voltage 5vander wired pin should always be connected

- also counter/timer clock input
- also external interrupt input

- 18 Pins / DC to 20MHz / 1K program Memory / 68 Bytes of RAM / 64 Bytes of EEPROM / 1 8-bit Timer / 1 5-bit Parallel Port / 1 8-bit Parallel Port


An Architecture Overview of the 16F84A



any instr that requires two variables, one of them comes from W-Reg & the second is either from 1) instr (Literal), 2) from Data Memory

The PIC 16F84A Memory Organization

- Program Memory and Related Units



The PIC 16F84A Memory Organization

• The Configuration Word

holds some configuration instructions about the prog.

- A special part of the program memory
- Allows the user to configure different features of the microcontroller at the time of program download and is not accessible within the program or while it is running

to modify we have to re-download the code

R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u
CP	CP	CP	CP	CP	CP	CP	CP	CP	CP	PWRTE	WDTE	FOSC1	FOSC0
bit13											bit0		


bit 13-4 CP: Code Protection bit if = 0 then your code is protected
 1 = Code protection disabled
 0 = All program memory is code protected

bit 3 PWRTE: Power-up Timer Enable bit : if equals 0, on power up, keep M.C. in reset mode for a while
 1 = Power-up Timer is disabled
 0 = Power-up Timer is enabled

bit 2 WDTE: Watchdog Timer Enable bit : it resets M.C. on crash
 1 = WDT enabled
 0 = WDT disabled


bit 1-0 FOSC1:FOSC0: Oscillator Selection bits configuration word specifies the type of osc to be connected.
 11 = RC oscillator
 10 = HS oscillator high speed
 01 = XT oscillator crystal
 00 = LP oscillator low power

main memory



opcode operands

addressing modes: how you name the operands



$80 + 80 = 160 \Rightarrow \lceil \log_2 160 \rceil = 8$ bits to address any word in a memory of size 160 words

* when we divide the memory into 2 banks, each of size 80 words

* to address any word in a given bank

$$\lceil \log_2 80 \rceil = 7 \text{ bits}$$

* we still need a bit to select the banks

to access any word in the memory

1-bit ← 1) Choose the bank if not chosen before

7-bits ← 2) Choose the address in the bank


the benefit ⇒ you save one bit from the address to any word in the data memory

* cost = additional steps to select the bank if not already selected.

* If the instruction containing an address to the data memory, word ⇒ the address is 7 bits & the 8th bit comes from the status register

Ex:
add 85 → should be 7 bits ⇒ computer discards the leftmost bit
1000 0101
8-bits

assume that there exists an instruction called RD_{ad} which reads the data memory word of address "ad", write pseudo code ~~to~~ to read the addresses: 57, 98, A3, 2, b, 5F.
0010 1011 0101 1111
bank 0 [0101 0111] bank 1 [1001 1000]
bank 2 [1010 0011]



the default bank address is bank 0
we can overwrite the already selected bank address
by selecting the bank we want \Rightarrow changing the 5th bit
in the status register

EEPROM example (read EEPROM from addr (15))

1) Write the address you want to Read in EEADR

2) Select bank 1 (b1)

3) Set RD bit in EECON1 // Start reading from EEPROM
to EEPDATA

4) Select b0 (bank 0)

5) to read the copied word, you find it in EEPDATA

RD bit set by SW, cleared by HW

To write value to the EEPROM at address 15

1) Write the value (30) in EEPDATA

2) " " address (16) in EEADR

3) Set WREN in EECON1 // writing in the EEPROM
is enabled

4) write 55H to EEPROM \rightarrow 0101 0101


5) " AAH // EECON2 \rightarrow 1010 1000

6) Set WR bit in EECON1 // start writing from
EEADR to EEPROM

7) when writing is over, EEIF = 1 in EECON1

8) If I have any error in the writing WREERR = 1
in EECON1

Clock



is the time enough to fetch or execute one instr

fetch time = execute time

$$T_{inst} = X * T_{oscillator}$$

in PIC : $T_{inst} = 4 * T_{oscillator}$

Ex: assume μC_1 has $T_{inst} = 10 T_{osc}$ and μC_2 has T_{inst} of $20 T_{osc}$

μC_1 works on freq 20 MHz
 μC_2 // // // 30 MHz

$$\mu C_1 \Rightarrow T_{inst} = \frac{10}{20 \text{ MHz}} = 0.5 \mu s$$

$$\mu C_2 \Rightarrow T_{inst} = \frac{20}{30 \text{ MHz}} = 0.666 \mu s$$

one instruction to be fully-executed
Fetch + execute

$$\mu C_1 = 0.5 + 0.5 = 1 \mu s$$

$$\mu C_2 \Rightarrow 0.666 + 0.666 = 1.3 \mu s$$

μC_2 better

for each instruction to be fully executed, needed time is $2T_{instr}$

ex. if we have a prog that is composed of instrs. what is the whole execution time for this prog, $F_{osc} = 4 \text{ MHz}$

$$T_{osc} = \frac{1}{4 \text{ MHz}} = 0.25 \mu\text{s}$$

$$\Rightarrow T_{instr} = 4 T_{osc} = 1 \mu\text{s}$$

for a prog with 10 instrs $\Rightarrow 10 \times \frac{2 \mu\text{s}}{\text{instr}} = 20 \mu\text{s}$
if there is no pipelining

* With pipelining the execution time goes to half approximately

* Some instrs will cause a failure in the pipeline because the fetched instruction is not ~~that~~ the one that will be executed next. In this case, the fetched instruction will be flushed, and the correct instr will be fetched

* all instrs with pipeline need $1 T_{osc}$ instr except the instr that causes the failure, take $2 T_{osc}$


$$F_{osc} = 20 \text{ MHz}$$

$$T_{osc} = \frac{1}{20 \text{ MHz}} = 50 \text{ ns}$$

$$T_{instr} = 50 \text{ ns}$$

Power up

on power up, we need to keep the PIC in reset mode for a while



On power up \Rightarrow Reset pins will stay low until the capacitor is charged, which needs time relative ~~constant~~ $\tau = RC$

- * Rs is used to protect the PIC from high voltage
- * free wheeling diode is used to make the reset process faster (capacitor will discharge through it)

* when does the reset happens

$$S = 1 \text{ \& } R = 0$$

if $S=1 \Rightarrow R$ will be 0

PIC Reset \leftarrow



S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	0	1
1	0	1	0
1	1	undefined	

$S = 1$ in any of these cases


1) $\overline{MCLR} = 0$

2) WDT detects a problem while the PIC is not in sleep mode

3) on power up



so when do we exit from reset mode
when $R=1$



after 1024 cycles of the driving clock, output = 1 / 72 ms

If enable PWRT is 1 we have to wait 1024 cycles

If enable PWRT is enabled ^{enable} one bit in the configuration word

1024 cycles of internal RC OSC + 1024 cycles of external RC OSC

if enable OSC is enabled

it is by default enabled if you choose OSC of types XT, LP

Data memory
 1) Vertically ACSFR (B) General Registers


The PIC 16F84A Memory Organization

Data Memory and Special Function Registers (SFRs)

- SRAM (volatile)
- Banked addressing
- **Special Function Registers SFRs**
 - *each of these has a specific func.*
 - Locations 01H-0BH in bank 0 and 81H-8BH in bank 1
 - Used to communicate with I/O and control the microcontroller operation
 - Some of them hold I/O data, *memory mapped I/O's*
- **General Purpose Registers**
 - Addresses 0CH – 4FH (68 Bytes)
 - Used for storing general data

Special function registers


every I/O device has a memory mapped to it



To program the I/O devices we need to know what to write in the SFRs mapped to the I/O device

The PIC 16F84A Memory Organization

- Special Function Registers (SFRs) interacting with peripherals




→ to output any value in the output devices we write it in the data register

→ In case of input devices, the data register holds the entered data

The PIC 16F84A Memory Organization

- Data Memory Addressing**



15

Handwritten notes in blue ink:

- $C = X$
- $PC = X$
- A diagram showing three rows of bits: $X \ X \ X \ X$, $X \ X \ X \ X$, and $X \ X \ X \ X$. The first two rows are circled, and an arrow points from the first row to the $PC = X$ label.
- $\phi = \emptyset \Rightarrow Z = 1$



The work with the EEPROM is done through SFRs exactly as dealing with I/Os

The PIC 16F84A Memory Organization

• Data Related


• EEPROM Data Memory

- 64 bytes Non-volatile
- 10 000 000 erase/write cycles
- Used to store data that is likely to be needed for long term
- Operation is controlled through EEDATA (08H), EEADR (09H), EECON1 (88H), and EECON2 (89H) SFRs
- To read a location
 - store the address in EEADR and set the RD bit in EECON1
 - data is copied to EEDATA register
- To write to a location
 - data and address are placed in EEDATA and EEADR, respectively
 - enable writing by setting the WREN bit in EECON1 SFR
 - store 55H then AAH in EECON2
 - commit writing by enabling the WR bit
 - Once the write is done, the EEIF flag is set in EECON1.



The PIC 16F84A Memory Organization

The EECON1 Register (88H)



Unimplemented: Read as '0'

bit 7-5

EEIF: EEPROM Write Operation Interrupt Flag bit

bit 4

1 = The write operation completed (must be cleared in software)

0 = The write operation is not complete or has not been started

*set by hardware
cleared by software*

bit 3

WRERR: EEPROM Error Flag bit

1 = A write operation is prematurely terminated

(any MCLR Reset or any WDT Reset during normal operation)

0 = The write operation completed

bit 2

WREN: EEPROM Write Enable bit

1 = Allows write cycles

0 = Inhibits write to the EEPROM

bit 1

WR: Write Control bit

1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.

0 = Write cycle to the EEPROM is complete

bit 0

RD: Read Control bit


1 = Initiates an EEPROM read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software.

0 = Does not initiate an EEPROM read

Chapter 4

destination bit D

$d=0 \Rightarrow$ result stored in W register
 $d=1 \Rightarrow$ " " " data memory



Types of instructions

works on data memory

1) Byte oriented file register

works on one word/Byte

f (7-bits) address of data memory

d (1-bit)

op f, d

word



2) Bit oriented file register

works on data memory

~~op f, b~~ op f, b

works on one bit

f (7-bits), b (3-bit) (bit location)

3. Literal operations: the value is in the instruction
K (8-bits) destination is W-reg

A) Control operations: they change path of execution


call : K (an address for the instruction)
goto : (11-bits)

op K

Arithmetic instructions

Examples

Given that the data memory and the w-Reg have the following initial state, what are the final states after executing the following code



~~Address~~

ADDWF 15, 0, 4 + 1 \Rightarrow W = 5

ADDFWF 16, 0, 5 + 2 \Rightarrow W = 7

ADDFW 3 \rightarrow 3 + 7 = 10 \Rightarrow W = 10


ADDFW 17, 1 \rightarrow A + 3 \Rightarrow data(17) = 0

INCF 15, 0 \rightarrow W = 2

DECF 16, 1

COMF 17, 1, address 17

\downarrow invert address 17 = F2



0000 1101

1111 0010

F 2

$A - B = A + 2's \text{ complement of } B$

~~15~~ $A = 5, B = 7$

~~Calculator~~

$A - B$

	$C = 1$	0000	0101
		1111	1001
<hr/>			
		1111	1110

$B - A$


	$C = 1$	0000	0111
		1111	1011
<hr/>			
		0000	0010

$C = 0$ result is negative
 $C = 1$ // // positive

we always subtract the working register

$SubW \text{ } k, w \quad [w] = k - [w]$
 $SubWF \quad [F] - [w]$

Sub exercise



logical instructions: we use them to do bits masking

if you want to set, clear, or complement a part of the word

$$X \cdot 0 = 0 \text{ Clear}$$

$$X \oplus 0 = X$$

$$X \cdot 1 = X$$

$$X \oplus 1 = \bar{X} \text{ Complement}$$

$$X + 0 = X$$

$$X + 1 = 1 \text{ Set}$$

ADDWF f, d

ADDLW K

IORWF f, d

IORLW K

XORWF f, d

XORLW K

Examples:

run 1 instr to clear the least signif. 4-bits of the W-Reg and keep the others

ANDLW $F0$

2) Set the most signif. 4-bits in the W-Reg

IORLW $F0$

2) Copy W-Reg to PM

MOV WF 21

Ex: copy value in addr 22 to address 23

1) ~~MOVF~~ MOVF 22, ϕ

2) MOVWF 23

MOVF is used to check if the value in the bit is 0 or Not


if ([25]==0)

MOVF 25, 1



code to check Z-flag

Ex: 25

SWAPF 25, ϕ



Control instrs



Return PC \leftarrow POP stack

RETW K \rightarrow Subroutine

RETI \rightarrow interrupt

Conditional Branch: GOTO if condition true / skip if condition is true

DECFSZ f, d

the condition is true if after ~~decrement~~ Increment

the value in address f is zero

if
if else
loops

INCFSSZ f, d

same but Increment

BTFSC f, b bit position

the condition is true if bit # b in address f is 0

BTFSS f, b

same but $\neq 0$

on skip these instrs they take 2 Tinsts, otherwise 1 Tinst

e.g

```

MOVWF 23, 1      = if ([23] = 0)
BTFSZ STATUS, Z [23] = 0 => Z = 1
INCF 23, 1

```



```

MOVLW 5
SUBWF 24, 0      [24] - 5
BTFSZ STATUS, C if [24] > 5 => C = 1 => skip
INCF 24, 1
INCF 25, 1

```

```

In C if [24] > 5
    [24]++
    [25]++

```

Ex: For (int i = 15; i > 20; i--)

} block of code

```

MOVLW 15          i = 15
MOVWF 30          [30]
loop: block of code
    DEFSZ 30, 1
    GOTO loop

```

if = 0 => infinite loop

the skip is not dependent on d-bit

Home exercise

For (int i=0; i<50; i++)

block of code

do it yourself

Misc instr.

BCF f, b clears bit number b in address f

bcf 03, 5

status register → selects bank 0


BSF f, b sets

BSF STATUS, 5 → selects b1


CRWPT → WPT

Sleep → to enter sleep mode

RLF 7, d



RRF 7, d



	0 0 0 0	0 1 1 0
12	0 0 0 0	1 0 0 ←
13	0 0 0 0	1 1 0 1

2n+1

code for multiplying value in address 25 by 4

```
BCF STATUS, C
RLF 25, 1
BCF STATUS, C
RLF 25, 1
```


Once you write a label, it can be used as an operand, the value of this operand = the address of the first inst coming after it.

GOTO label ↗ 11-bits

Label

↓
Zero-bits مخزن
memory ذخيرة

Assembler details

Assembler directives = it gives some information to the assembler at compilation time, then they're discarded

```
#include <iostream.h>
```

```
void main () {
```

```
cout << "Hello" ;
```

```
#include PIC16F882.H
```

⇒ You can address registers and bits using their name

ORG 05

It tells the assembler that the next instr should be stored in 05

instr 1

instr 2

instr 3

start of code

ORG 0000
GOTO START

start of interrupt

ORG 0004
GOTO ISR

equ: it defines a constant

var1 equ 4

MOVLW

var1

MOVF

var1, 0

address

BCF

var1

, var1

address

bit number

cblock

20

const 1

const 2

const 3

const1 equ 20

const2 // 21

const3 // 22

Sample program 1

ORG 0000

GOTO START

ORG 0004

ISK GOTO ISK

START BCF STATUS, RPO

MOVF 31, 0

APPCWF 45, 0

APPCWF 47, 0

MOVWF 22

GOTO DONE

end

~~end~~

CA 5

if ($[23] < 27$)

$[23] = [23] \times 4$

else

$[23] = [24] - 8;$

$[23] - 7$

$[23] \geq 7 \Rightarrow C = 1$

MOVLW 7

SUBWF 23, 0

BTFSS STATUS, C

GOTO next

GOTO sub

next: BCF STATUS, C

RLF 23, 1

BCF STATUS, C

RLF 23, 1

GOTO next

sub: MOVLW 8

SUBWF 24, 0

MOVWF 23

next:

MOVLW 7

SUBWF 23, 0

BTSS STATUS, C

GOTO MM

Sub MOVLW 8

SUBWF 24, 0

MOVWF 23

GOTO Next

MM BCF STATUS, C

RLF 23, 1

BCF STATUS, C

RLF 23, 1

for (i = 20; i > 0; i--)
[22]++

Counter EQU 23

MOVLW D'20

MOVWF Counter

~~Label~~ loop INCF 22, 1

DECFSZ Counter, 1

GOTO loop

for (int i = 5; i < 30; i++)
add 3 to the address 16

```
Counter EQU 24  
MOVLW 5  
MOVWF Counter
```

label

```
MOVLW 3  
ADDWF 16, 1
```

```
INCF Counter, 1  
MOVLW P'30' => 0b100110101  
SUBWF Counter, 0  
BTFSS [5] STATUS, Z  
GOTO label
```

Home exercise

for (int x = 3; x <= 50; x += 2)

if ([23] == 7)

{

if ([24] is even)

multiply [24] by 2

else

copy the value in address 15 to 16

}

else

}

multiply the value in address 18 by 23

Conditional branching Example 1 in slides

```
[11] + [22]  
if (c == 0)  
  → [33]  
else  
  → [44]
```

```
GOTO store33
```

```
GOTO store44
```

```
store33 MOVWF 33
```

```
GOTO NEXT
```

```
MOVF 11, 0
```

```
ADDWF 22, 0
```

```
BTFS [5] STATUS, C
```

```
GOTO store33
```

```
GOTO store44
```

```
store33 MOVWF 33
```

```
GOTO NEXT
```


```
store44 MOVWF 44
```

```
GOTO NEXT
```

```
NEXT
```


The PIC 16 Series Instruction Set Encoding

SUBWF 15, 1



BCF 03, 5


ADDLW 7

GOTO 15

Check A
for opecc
CO

Assembler Details

- Any assembler line may have up to four different elements



Case sensitive

- We can specify values in different bases in assembler programs

Radix	Example
Decimal	D'255'
Hexadecimal	H'8d' or 0x8d
Octal	O'574'
Binary	B'01011100'
ASCII	'G' or A'G'

if the Hex value starts with a letter it should be preceded by 0x or H'

Assembler Details

ORG 05

instr 1 05

instr 2 06

instr 3 07

• Assembler directives

- These are assembler-specific commands to aid the process of assembly programs

~~ORG~~
it tells the assembler that the next instr should be stored in address 05

Assembler directive	Summary of action
org	Set program origin
equ	Define an assembly constant; this allows us to assign a value to a label
cblock and endc	Define a block of variables
end	End program block
#include	Include additional source file

Sample Program 1


- Write a program to add the numbers stored in locations 31H, 45H, and 47H and store the result in location 22H.

ISR
ORG 8000
GOTO START
ORG 0004
GOTO ISP
MOVF 31, 0

~~ADDWF~~
ADDWF 45, 0


ADDWF 47, 0

MOVWF 22



Sample Program 2

- Write a program to swap the contents of location 0x33 with location 0x11



Sample Program 2

```
***** EQUATES *****
STATUS      equ      0x03
RPO         equ      5
***** VECTORS *****
org         0x0000
goto       START
org         0x0004
goto       INVEC
***** MAIN PROGRAM *****
START       bcf      STATUS, RPO
            movf    0x33, 0
            movwf   0x22
            movf    0x11, 0
            movwf   0x33
            movf    0x22, 0
            movwf   0x11
DONE        goto    DONE
            end
```

*if $f_{osc} = 4 \text{ MHz}$
 $\Rightarrow T_{osc} = 0.25 \mu\text{s}$
 $T_{inst} = 1 \mu\text{s}$*

28

size 510 x 14 bits


Summary

Execution time of this program is $9 \mu\text{s}$

- The PIC 16F84A has 35 instructions to perform different computational and control operations
- Programs can be written using different levels of abstraction
- Using assemblers simplifies the program development process
- There exist many IDE to aid writing programs and simulate their behavior before putting them into hardware

Subroutine: Starts with a label
 ends with return } Stack Pop → PC
 or returns K }
 2 T_{instr} }
 MOV LW K
 Return

and it is executed when called by instr Call



computer calculates value of K at compilation time

Delay: 1) HW using timers & interrupt
 2) SW using NOP

loop code that turns on a LED
 250 NOP instr (250 ns delay)

$f_{osc} = 4 \text{ KHz}$
 $T_{osc} = \frac{1}{4 \times 10^3} = 250 \mu s$
 $T_{instr} = 1 \mu s$

code that turns off LED
 250 NOP
 GOTO loop (GOTO, GOTO)
 250 ns delays

I can only store 1024 instructions in the program memory

MOV LW X → 0 results in the maximum # of iterations
 MOV WF Counter

loop NOP
 NOP
 NOP
 decf Counter, 1 } maximum
 256 iterations
 if X = 0

movlw X

movwf CountL

movlw

Y

→ nested loop

movwf

CountH

256 x 256 iterations

loop

NOP

NOP

DECFSZ CountL, 1

GOTO loop

DECFSZ CountH, 1

GOTO loop

movlw X

X

movwf

CountH

call

delaySub

DECFSZ

CountH, 1

GOTO

loop

delaySub

X

movwf

CountL

loop2 :

NOP

NOP

DECFSZ CountL, 1

GOTO loop

return

Delay calculation

Single loop

- 1) Initialization
- 2) all instructions except the last
- 3) last iteration

Based on slides example

if this the code is a subroutine

$$5 \text{ms} + 2 \times 5 \text{ms} + 2 \times 5 \text{ms}$$

Call label

Call

Return

label movlw D'200
 movwf Counter

loop

~~return~~

loop

nop

nop

decfsz Counter, 1

goto loop

modify this subroutine code to give exactly 4ms delay

$$4 \times 10^{-3} = 5 \times 10^{-6} \times \# \text{ of instr}$$

$$X = 800$$

$$800 = 2 + (1+1) + (X-1) * (1 + 1 + 1 + 2) + (1 + 1 + 2 + 2)$$

$$800 = 2 + 2 + (X-1) * 5 + 6$$

$$800 = 10 + 5X - 5$$

$$X = \frac{795}{5} = 159 \text{ iterations}$$

Example: write subroutine to give exactly ~~7ms~~ ^{7ms} delay including the call instruction assuming $F_{osc} = 400 \text{ kHz}$

$$T_{inst} = \frac{4}{400 \text{ kHz}} = 10 \mu\text{s}$$

$$7 \text{ ms} = 10 \mu\text{s} \times \# \text{ of } T_{inst}$$

$$\Rightarrow = 700 T_{inst}$$

delay 7ms movlw 'x'
 movwf Counter
 nop
 nop
 nop
 nop
 loop

DECFSZ Counter, 1
 GOTO loop

return

Call last iteration

$$700 \approx 2 \times 2 + (X-1) \times 4 + 5$$

~~X=173~~

$$X = 173.75$$

if we put number '173'
 $\# \text{ of instr} = 4X + 5 = 8697$, we need 700 to get 7ms
 so we put 3 more nop before the loop

Nested loop : Initialization + first ^{external} iteration + last external iteration + all internal except last + last internal

all external iterations except first and last

example at slide 23


$$T_{inst} = \frac{4}{F_{clk}} = 1 \mu s$$

$$\Rightarrow \text{delay} = T_{inst} \times \# \text{ of } T_{inst}$$

$$\# \text{ of } T_{inst} = \frac{10 \times 10^{-3}}{1 \times 10^{-6}} = 10,000$$

$$10,000 = \frac{\text{Call}}{2}$$

Count H



Ex: write code to clear ^{data} memory from address 0x10 to 0x4F
(64) locations

CLRF 7

CLRF 0x10

CLRF 0x11

MOVLW 0x10
MOVWF Counter

loop ~~CLRF Counter~~ we need Indirect Addr

INCF Counter, 1

MOVLW 0x50

SUBWF Counter, 0

BTFSS STATUS, Z


GOTO loop

Indirect addressing

1) Write the address in FSR

2) replace the operand f with 00 or INDF

e.g write code to Increment the value in address 14 using direct & indirect addressing modes



Example Indirect Address Solution

```

MOVLW    '64'
MOVWF    Counter
MOVLW    0x10
MOVWF    FSR

```

```

loop: CLRF CLRF    INDF  & 00  are not a physical register
      INCF    FSR, 1

```

```

DECFSZ   Counter, 1
GOTO     loop

```

How to do Bank selection

direct : STATUS (5)

indirect FSR (7)

Ex: write 60h to read the value in address
 0x95 to the W-Reg using direct & indirect
 00010101
 b1

Constants

Direct

BSF STATUS, 5 1
MOVF 0x15 001 0b1

Indirect

b1
BSF FSR, 7
MOVLW 0x95
~~MOVLW~~
MOVWF FSR
MOVF INDF, 0

Lookup table


in C

int squares [8] = {0, 1, 4, 9, 16, 25}

Count < squares [3] ;

Squares ADDWF ~~PC~~ PC, 1

retlw 0
retlw 1
retlw 4
retlw 9
retlw 16
retlw 25



movlw 4
call squares

We use program memory to save lookup tables; it's bigger, and easier for retrieval.

Example - Continued

```

multiply      clrw
Repeat       addwf 0x30, 0 ; repeated addition
            decfsz 0x31, 1 ; counter loop
            goto  repeat
            return

            end
    
```

multiply by CLRW
 Repeat by MOVF 31, 1
 BTFSZ STATUS, Z
 return
 ADDWF 30, 0
 DECFSZ 31, 1
 GOTO loop
 return

إذا أصبح انه ما تقرب
 0

```

multiply      MOVF      31, 0
            movwf      Temp
            CLRW
Repeat :      ADDWF      30, 0
            DECFSZ     Temp, 1
            goto      repeat
            return
    
```

إذا بدأنا
 0x30
 0x31
 نقرع

Generating Time Delays

- In many applications, it is required to delay the execution of some block of code; i.e. a time delay!
- In most microcontrollers this can be done by
 - Software
 - Hardware (Timers)
- To generate time delay using software, let the microcontroller execute non useful instructions for certain number of times!
- If we know the clock frequency and the cycles to execute each instruction we can generate different delays

$$\text{Delay} = \# \text{cycles} \times \text{clock cycle time}$$

$$= \# \text{cycles} \times 4 / F_{osc} T_{inst}$$

Trace the code

Generating Time Delays

- **Example 5:** Determine the time required to execute the following code. Assume the clock frequency is 800KHz. For

$T_{inst} = \frac{4}{800\text{ kHz}} = 5\mu\text{s}$
 Delay = $T_{inst} \cdot \# \text{ of cycles}$
 $= 5\mu\text{s} \times [(1+1) + 199 \times (1 + 1 + 1 + 2)] + (1 + 1 + 2)$
 $\approx 5\text{ms}$

`movlw D'200' ; initialize counter
 movwf COUNTER
 nop
 nop
 decfsz COUNTER, F
 goto del`

(1 + 1 + 1 + 2) ; main loop for delay
 (1 + 1 + 2) ; main loop for delay

del
 Loop

- What if this code to be used as a subroutine??!!

Literal addressing: to deal with values directly, no memory involved

Direct & Indirect
dealing with data
memory

Working with Data

Indirect Addressing

Direct addressing: address of the value is in the instruction itself

- Direct addressing is capable of accessing single bytes of data
- Working with list of values using direct addressing is inconvenient since the address is part of the instruction
- Instead, we can use indirect addressing where
 - The File Select Register FSR register acts as a pointer to data location. *address of the value is in FSR*
 - The FSR can be incremented or decremented to change the address
- The value stored in FSR is used to address the memory whenever the INDF (0x00) register is accessed in an instruction
- This forces the CPU to use the FSR register to address memory

used for manipulating addresses

