


* Embedded System *
E.S.


MC do one or few dedicated functions - usually with (real time constraints) → timers & delays
 micro computers. ↪ there are deadline that must be satisfied, if the action done after the deadline it's use less.

- * How to understand & modify an Embedded system?
- 1- inputs
 - 2- outputs
 - 3- user interaction
 - 4- link to other systems.
 - 5- HW. used (model of MC.)
 - 6- code; is it accessible?
- * Yes? take backup for joy.
 * No? - contact the company.



دالة المدخلات المدخلات MC. कंप. •
 code MC access (code is to be)
 - input line input

* software driven: everything in the E.S. is controlled by SW.



* reliable: almost 100% work correctly.

Ex:

T_{actual} , $T_{desired}$
 if $T_a > T_d$ turn on the compressor.
 else
 Turn off compressor.

* MC: computer on chip

all main components of the computer are existing on MC.

* Main parts of computer (MC):

- CPU: control and execute the program.
 - I/O: to deal with external world.
 - Memory: storage.
 - ↳ Data Memo: values of variables
 - ↳ program Memo: code "instructions".
 - Buses: connect the previous modules.
- ① volatile: lost of power down
 ② faster & less power to write.
 permanent: kept on power down

C++

```

void main ()
{
  int x, y;
  x = 3;
  y = x + 2;
  cout << ...
  cin
  x = x + y * 2;
}
  
```

Compiler

- * check for syntax error.
- * convert to machine code.



bin library

MC



data memo

program

① comp.



compilation time

power of execution time

* Program counter (PC): holds the address of the ^{next} instruction to be executed.


* on power up, PC takes a default value called ((Reset vector)).

* If $[PC] = 5$



1st inst in your code compilation time should be stored on Reset vector ((0000)).

* On power up, $PC = \text{reset vector} = 0000$

* The CPU fetches from program ~~memory~~ ^{memory} into a register called instruction Register (IR).




* PC is auto increment \rightarrow power



* VNA : 2 buses shared among all components.
 less complicated (less buses)
 fixed size of buses arrive to each component

* Harvard Architecture : 2 buses for each component.
 "Faster due to more efficient pipelining."
 variable bus sizes.

* pipelining : while the CPU is executing an inst.,
 it fetches the next one.
 "PC auto increment"



* The size that is reserved when you store any value on the memo.

* when you read the memo., you read one whole word.

* size of memo. = $N \times W = \frac{N \times W}{8}$ Byte


* address bus $\Rightarrow \lceil \log_2 N \rceil$

ex: $N = 1000$ address bus = $\lceil \log_2 1000 \rceil \rightarrow 10$

$0 = 00 \ 0000 \ 0000$
 $1023 = 11 \ 1111 \ 1111$ 10 bits

9 bits
 (0-511)

* program memo > data memo



VNA


Harvard $\frac{1}{\text{phase}}$

data memo. " bus address bus	$\max \{ \lceil \log_2 800 \rceil = 10, 14 \} = 14$ 13	8 bits $\geq \lceil \log_2 800 \rceil = 10 \text{ bits}$
program memo data bus address "	$\max \{ \lceil \log_2 800 \rceil = 10, 14 \} = 14$ 13	14 bits $\geq \lceil \log_2 8k \rceil = 13 \text{ bits}$


* Instruction set: is a detailed doc that contains the description & format of each instruction that you can use to write a code.

- RISC → only few simple inst. / slower compilation / long code / faster execution
- CISC → many complex inst. / several formats / variable size for inst. / many addressing modes. / more efficient pipelining (fetch = execution)

Memo.




- 1] Volatile.
- 2] Non Volatile.



* PC ← Reset vector (0000) & reset the data Memo.

* Interrupt *



* MC's are divided into families:

same family, all MC's share the same core,
& same Instruction set & inst. format.

* Memo. sizes & peripherals are changing.



Dual in-line
packaging
(DIP)

* in the microcontrollers, more pins \rightarrow more I/O
more size \uparrow

* inter-pins space.

* PIC microcontrollers *

RISC, accumulator: single working reg. which holds the result of last executed inst."

• 32 bits computer: the word in the data memo is 32 bits,
the data bus that is connected to the
data memo. is 32 bits, each variable 32 bits


• largest variable = $2^{32} - 1$.

• 8bits MC. are classified into 3 families:


- 1- base line.
- 2- mid range.
- 3- High performance.

* to know the family of MC. we should check the
"data sheet".

* we will deal with MC. from 16 series in the mid range family.



* Stack: Memoe, Volatile, neither readable or writable by SW., it's automatically written & read.
 • it holds the return address.




Stack "تكدس" من "nested calls" (تدريجى)

$\star \lceil \log_2 1k \rceil = 10 \text{ bits address}$

slide 6

data bus
14 bits



[1] if the inst works on 2 variables one of them always from (W-Reg.)

[2] either from inst (literal) or from data memo.

"Add the value (5)" from the inst.

*** Watch Dog timer:**

it reset the MC. on crash.
reset don't old apn will calibrate

*** status:** holds info. (~~status~~ flags) of last executed inst.

if the address comes from the inst. (direct address), then the address is 7bits, & the 8th bit from (Status Reg.)

*** In PIC, there are 3 addressing modes:**

[1] Literal: value in inst. (ex) add 5.

[2] Direct: " " Data memo, address in (inst). (ex) add the value in address 17.

[3] Indirect: " " " " " " (FSR)
(ex) add the value that it's address is in FSR.

4] CP (code protection):

↳ 0 the code is protected, Nobody can read it

* **Data Memo** :- holds values of variable, Volatile
it's dividend in two forms :-

↳ ① vertical.

1- special fun. Reg. (SFR)


2- General purpose Reg. (GPRS)


↳ value of developer variables.

↳ ② Horizontal.

2 banks (bank0 & bank1)

* Memo mapped I/O arch.





* each bank is 80 words.

→ total memo size = 2 banks * $\frac{80 \text{ words}}{\text{bank}}$ = 160 words.

→ how many address bits are required to address 160 words?

$$\lceil \log_2 160 \rceil = 8 \text{ bits}$$

→ how many address bits are required to address any word inside a special bank?!


$$\lceil \log_2 \frac{80}{\text{every bank} = 80} \rceil = 7 \text{ bits}$$

* However we still to specify the bank?
1 bit.

* To address any word in the data Memo, it does in 2 steps:

- 1) select the bank (1 bit) if not already selected
- 2) " " address in the bank (7 bits)

→ Dividing the memo into "2 banks" we saved (1 bit) address (7 bits) instead of (8 bits).



* To access any word in the data memo:


- 1- select the bank if not selected (status reg. (5 bit) RPO)
- 2- " " address inside the bank.

Ex: 95H
 001 ← 10101
 ∴ bank 1


bank in address line
 (MSB) له الجا

Ex: 7AH
 011 ← 1010
 ∴ bank zero

Ex: Assume you have an inst called "RD ad" that reads the word at address ad from the data memo, use it to read the following address sequentially.



* RD 85 → compiler 0101 X etc
 ① select bank 1
 status(5) = 1
 RD → 05



* RD 73 ① bank 0 ② status(5) = 0
 ③ RD 73

* RD 24 ① bank 0 ② status(5) = 0 ③ RD 24


* RD 9A ① bank 1 ② " = 1 ③ RD 9A

* RD A5 ① bank 1 ② " " = 1 ③ RD 25

slide 14, skip.

Flags -

Z, DC, C



* EEPROM Data Memo *

* To read the EEPROM *

(EEDATA, EEADDR, EECON1, EECON2) reg.
 address
 08 09 88 89

EE DATA	CON1
ADD	CON2

(1) write the address in EE ADDR reg.

(2) select bank 1 (b1).

(3) Set RD bit in EECON1

= 1 ← (start reading from ~~EE~~^{PROM} at address stored in EEADDR to EEDATA).

(4) select (b0).

(5) read the value from EEDATA. (1 word).

* RD is set by SW. cleared by HW when reading is over.

addr. 16 \rightarrow 2 bits (5) \rightarrow 11 bits \rightarrow addr. 15

(3) 3 bits \rightarrow 11 bits \rightarrow 15

(1) 1 bit \rightarrow 11 bits

* To write on EEPROM:

ex: to write the value 17 to the EEPROM at address 22.

1 write the value "17" in EEDATA.

2 " " " " "22" in EEADDR.

3 enable writing to the EEPROM, (WREN=1) in EECON1
write enable

4 Write 55H to EECON2.

5 " AAH " "

6 set WR bit in EECON1. \rightarrow start writing IF becomes = 1.

7. once writing is over EEIF in EECON1, becomes = 1.


8. IF an error happened during the writing
WRERR = 1
write error

(set by SW, cleared by HW when writing is over).

* EEIF \rightarrow (is set by HW, cleared by SW)

Subject

(external osc.)



$$* f_{osc} = \frac{1}{T_{osc}}$$

* T_{inst} (Factor * T_{osc})
 in PIC, $T_{inst} = 4 * T_{osc}$

- * T_{osc} is not enough to fetch or execute one instruction.
- * New cycle was defined and called " T_{inst} ".

* T_{inst} is the time that is enough to fetch or execute one instruction.

→ fetch time = execute time due

Ex: Assume you have MC. to RISC arch.

MC x with "freq. = 40 MHz"

and " $T_{inst} = 6 T_{osc}$ ".

MC y "freq. = 30 MHz"

" $T_{inst} = 3 T_{osc}$ ".

$$* MC x \rightarrow T_{osc} = \frac{1}{40 \text{ MHz}} \rightarrow T_{inst} = \frac{6}{40}$$

$$* MC y \rightarrow T_{osc} = \frac{1}{30 \text{ MHz}} \rightarrow T_{inst} = \frac{3}{30}$$

Ex: Assume $f_{osc} = 4 \text{ MHz}$, what's $T_{inst} = ?$

$$* T_{osc} = \frac{1}{4 \text{ MHz}} = 0.25 \text{ MS.}$$

* $T_{inst} = 4 * \frac{1}{4} = 1 \text{ MS.}$ → The time that is enough to fetch or execute one inst. on PIC that is driven by a clock with freq. = 4 MHz.

Ex:

$$f_{osc} = 1 \text{ MHz}$$

$$* T_{osc} = \frac{1}{1 \text{ MHz}} = 1 \text{ MS}$$

$$* T_{inst} = 4 \text{ MS.}$$


* one inst. needs to be fully executed 2MS.

• If you have a prog. composed of 10 inst.

$$10 \text{ inst} * \frac{2 \text{ MS}}{\text{inst}} = 20 \text{ MS} \text{ with no pipelining}$$
$$= 10 \text{ MS} \text{ " pipelining}$$

• with pipelining time goes approximately to half

• sometimes the pipelining fails; this happens when the fetched inst. is not the one that will be executed next.




in this case, the CPU consumes one more Tinst to fetch the correct inst.

* any inst. needs 1 Tinst to be fully executed except the inst. that (causes) pipeline failure, they need 2 Tinst.

* To keep the MC in Reset mode for a while on powerup :

1] external

on powerup, MCLR will keep low until the capacitor gets charged which needs time related to $\tau = R * C$



2] internal

* when chip-Reset = 0
↳ reset the PIC.

• when does reset happen?

$S=1$ & $R=0$

• when does $S=1$?

in any of the following cases:


1] - if $\overline{MCLR} = 0$

2] - (WDT) detects crash while the pic

is not in sleep, WDT will not reset PIC in sleep.

3] - ~~on~~ powerup.

S	R	Q	\overline{Q}
0	0	Q	\overline{Q}
0	1	0	1 set
1	0	1	0 reset
1	1	undefined	



* when does the MC. exit from reset mode after powerup?

when $R=1$ & $S=0$

• when does $R=1$?

when all of the following happens

1] $S=0$.


2] if enable PWRTIME is enabled, we need 1024 cycles of the internal RC OSC, which equals (7.2 ms).

However, if enable PWRTIME is disabled, the time = 0 (no need for counter output).

3] if enable OST is enabled, we need 1024 T_{osc} , However if it's disabled no need to ~~wait~~ wait for the counter.

* how to enable PWRTIME?

in config word, there is a bit called PWRTIME.



* how to enable OST.?

it is by default enabled if you choose any of OSC. types XT, HS, LP and it's disabled for RC osc.

* CU

HLL \rightarrow compiler \rightarrow assembly \rightarrow machine code.

* if an inst. need two variables (e.g. Add#), it will have 2 versions:

working

W, L literal

W, F data memo.

* result will be stored in:

* W-Rag (d=0)

* Data Memo (d=1)

* destination bit (d)

35 inst. in RISC
ALU \leftarrow CPU \leftarrow ALU

working reg. (1)

(inst) literal (2)

data memo (3)

(Inst. 11 via s.p (d) 11)

Types of instructions:

[1] Byte oriented file Reg. s

f (7 bits data memo. address)

d (1 bit) destination (op, f, d)

operands \leftarrow

[2] Bit oriented file reg. s

f (7 bits) ^{data memo. addr.} (op, f, b)


b (3 bits) \rightarrow range [0-7],

"No d bit"

bit location in address (f)

(file reg. = Data memo);
word

Data Memo.



the value in the inst
8 bits.

value

[3] Literal instructions (op, k) \rightarrow data from IS.
 - k (8 bits) No need to access data memo
 "NO f or d"
 \rightarrow the result stored in **W-Reg.**
working

[4] Control (op, k)
 change path of execution:

ex: call, go to, return, ...
 GO TO **(k)** \rightarrow 11 bits address for the next inst.

Value Literal (8)
 address (Control) (11)

inst.

opcode	operands
--------	----------

format

*** Arithmetic inst. ***

assume that initially the data memo of the W-reg. have the following state,
 what are the final values in the ~~reg.~~ reg.

21, 22, 23, 8 W-reg.

1- ADDWF f, d	1- ADDWF 22, 1	
2- ADDLW k	2- ADDLW 21	1
3- SUBWF f, d	3- ADDWF 23, 0	8
4- SUBLF k	4- ADDWF 21, 22	3
5- INCF f, d	5- ADDL 5	
6- DECF f, d		
7- COMF f, d		

complement

W=6 ~~27~~ 2A
 5+ w-reg \rightarrow 2A + 5 \rightarrow 2F W-reg.

① $[22] + [w] \Rightarrow [22]$
 $2 + 6 \rightarrow [22]$
 $\Rightarrow 8$

$[21] = 1$
 $[22] = 8$
 $[23] = 3$
 $[w-Reg] = 2A$

② $21 + [w] \rightarrow [w]$
 $21 + 6 \rightarrow [w]$
 $27H$



③ $[23] + [w] \rightarrow [w]$
 $3 + 27 \rightarrow [w]$
 $30D$
 $2AH$

$w = \frac{2}{0}$

$\rightarrow INC$

COMF 26,1 Z=0
 DECF 24,0 Z=1
 INCF 25,0 Z=1

24	1	
25	FF	
26	7A	
	85	



* SUB LW $\rightarrow k-[w]$
 * SUB WF $\rightarrow f-[w]$

we always subtract the working-Reg.

* $A-B = A + 2$'s comp. of B.

A=5 0000 0101 $\xrightarrow{1's}$ 1111 1010 $\xrightarrow{+1}$ 1111 1011
 B=7 0000 0111 $\xrightarrow{\hspace{10em}}$ 1111 1001

C is the **Compu** of the sign

* $A-B = 5-7$
 0000 0101
 1111 1001 +

 1111 1110

* $B-A = 7-5$
 0000 0111
 0000 0101
 1111 1011 +

 0000 0010

$[21] > 7$?

* write 7 in ((w-Reg)) *

SUBWF 21, 0(w)

check C flag $[w] \leftarrow [21] - [w]$

if ((c=1)) $\rightarrow [21] > 7$

{ SUBLW k
 SUBWF f,d

$[21] - w \rightarrow c=1$ +ve
 $7 \setminus c=0$ -ve

* 6 logical inst: we use them for bits masking to modify part of the word
 ($\rightarrow 0, \rightarrow 1, \sim$)
 and OR XOR

and keep the other bits as they are.

$$X \cdot \phi = \phi \qquad X + \phi = X \qquad X \oplus \phi = X$$

$$X \cdot 1 = X \qquad X + 1 = 1 \qquad X \oplus 1 = \bar{X}$$

[ANDLW k
ANDWF f, d

[IORLW k
IORWF f, d

[XORLW k
XORWF f, d

↓

A	X	A ⊕ X
0	0	0
0	1	1
1	0	1
1	1	0

AND ← 0, 1, 0, 1, 0, 1, 0, 1 }
 OR ← 1, 1, 1, 1, 1, 1, 1, 1 }
 XOR ← comp " " " " }

Ex: write one inst. to clear the 4 MSB bits of the working reg.

ANDLW OF

ANDWF {
 addr: 0000 }
 ↓
 mask: 1111

$$W = \begin{array}{cccc} XXXX & XXXX & & \\ 0000 & 1111 & \rightarrow & OF \\ \hline 0000 & XXXX & & \end{array}$$

Ex: set the least significant 4 bits of w-reg.

IORLW OF

$$\begin{array}{r} W = \text{XXXX} \quad \text{XXXX} \\ \underline{\quad 0000 \quad 1111 \quad} \\ \text{XXXX} \quad 1111 \end{array}$$

Ex:

Complement the bits of even position in w-reg.

XORLW 55

$$\begin{array}{cccccccc} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\ \hline & & 5 & & & 5 & & \end{array}$$

Ex: code complement the w-reg.

↳ use easier method on a whole word.

*we can use masking bits

Ex: write code to clear the least sig. 4 bits of address 17.


WF ← write F₀ in w-reg. → w-reg.

ANDWF 17, 1

address destination

$[17] \leftarrow [w] \cdot [17]$

* The most commonly used inst. are the data movement inst.



* To write a value (15) in the w-reg.

```
MOVLW 15
```

* To initialize any data memo. location (21) with value (30)


```
a) MOVLW 30
```

```
b) MOVWF 21
```



(Data memo) لڏاڻا ڊاٽا جيڪي "inst." لاءِ ڪم ڪن ٿا

MOV



8bits + 7bits = 15bits
L address

* To copy the value in address 22 to address 23.

```
a) MOVF 22, W
```

```
b) MOVWF 23
```

```
MOVF 22, W
```

copy ↓
 لڏاڻا ڊاٽا

• MOVF f, 1 :

to check if the value in address f is 0?

```
if (21 == 0) ?  


    MOVF 21, W  

    [21] ← [W]
```


* check Z flag if Z = 1 → [21] = 0 ✓

* Swap:

SWAPF 21, 0
((MOV))
4bits, 4bits



* Call inst --



W = A5

RETURN → PC ← stack pop

RETFIE → interrupt

RETLW (K) → Subroutines
8bits

1) stack ← PC (push)

2) PC ← K

You can return

* PC ← K

GOTO ما بينه والحد ما بينه

* 7 arithmetic

* 6 logic (bit masking)

* 4 data movement

* 9 Control

↳ 5 call, GOTO, return

→ to initialize data memo.
or copy values from
data memo.

* Conditional branch: GOTO if condition, conditional skip:-

file skip if zero

① INCF SZ f, d

② DECF SZ f, d

③ BTFSC f, b

④ BTFSS f, b

it skips the next inst. if
after incrementing the
value in address f , the
result is zero.

→ it skips the next inst. if bit $\neq b$
in address f is 1

if clear
←
bit in
address f
is 1

bit
test file
skip if set



these four inst. for conditional
statements & loops.

For (int i=7, i >= 0, i++)

```
MOVLW 7  
MOVWF 17 → i
```

Variable of cost & time
(counter like) Data/Memo. 1b

```
Loop ~ body ~  
DECFSZ 17, 1 → 0  
GOTO loop
```



* skip is regardless of destination bit

CLRF f (no destination bit) address bit
 CLRW

NOP do nothing (for delay)

Time = 0.1 seconds

* Loop inst 1 → (turn on LED)
 10 Nops

1 sec
~~100~~ 1000

inst 2 → (turn off the LED)
 10 Nops
 GOTO Loop

* BCF f, b → clear bit number b in address f.
 bank selection


* BSF f, b → sets bit number b in address f

BCF STATUS, 5 → b0
 BSF STATUS, 5 → b1

* SLEEP sleep.


* CLRWDT watch dog timer.

* RLF f, d
 rotate left file




*2 if C=0
 *2+1 if C=1

* RRF f, d
 rotate right



inst division if C=0

* RLF 15, 1



6
 ↓
 12
 2 →

Ex:

write code to multiply by 4 the value in address 18.

BCF STATUS, C → C=0


RLF 18, 1 → *2

BCF STATUS, C

RLF 18, 1 → *2

SUBLW 10 10 - W

* Byte oriented file Reg.




* code
↓
CPU

* bit oriented file reg.




1 - (opcode)

* Literal




14 bits


* GOTO, Call k



* 6 bits = $\lceil \log_2 35 \rceil$ → # of bits for Opcode.

3 bits, if they are valid opcode then this is the inst., otherwise it checks the next bit along with the 3 bits.






```


label
* Loop *
=====
GOTO Loop
      (operand)
  
```

→ same address

* the compiler who know the address




* how we write values:



- * Decimal → 'D'15', 'd'15'
- * Binary → 'B'101011, 'b'101011
- * Octal → 'O'32, 'o'32
- * ASCII → 'A'6, 'a'6, '6'
- * Hexadecimal



* if the hexa value starts with letters
it must be preceded by either '0X' or 'H'

* Hexadecimal: 0XA3, *H 'A3', h'A3'
↳ default




* Assembler Directive: it gives info. to the assembler at compilation time and after that, they are discarded.

① `include` it opens a file, and you can use anything inside it.



* not included:



2

* EQU


equate

STATUS EQU 03

↳ it defines constant.

STATUS EQU 03 not variable
C EQU 0

BSF STATUS, C




PI EQU 3
Temp EQU 5

→ no floating point for ((3.14))

cblock

0x20



var1
var2
var3
var4

end C when the compiler sees it, it stops the execution.

var1 EQU 0x20
var2 EQU 0x21
var3 EQU 0x22
var4 EQU 0x23

end

ORG 0x, V

↳ it tells the compiler that the next inst. should be stored in the prog. memo.

Interrupt service routine →

start of 1st ISR

start ← ORG 0000
← ORG 0004

NOTEBOOK ← at address V

* assembler details slide 23.

```
* Var1 EQU 12
   MOVF Var1, F
   ADDLW Var1, K
```



Ex: slide 24

$$[22] \leftarrow [31] + [45] + [47]$$

- ① MOVF 31, F
- ② ADDWF 45, F
- ③ ADDWF 47, F
- ④ MOVWF 22

ORG 0004

↳ it's not a must except if you enabled the interrupt because the interrupts are disabled by default.



* DONE GOTO DONE → code in table or file
code in table → code in file
initial code

* ORG, EQU labels

ex slide 25

↳ 8 instructions (go to, move, ---)
8 * 14 bits

* move (address = ?) → $\text{address} \rightarrow \text{ORG}$ (الوجه الذي نريد ان نذهب اليه)
 0009 ← ORG 0004
 ↳ 0004
 0005
 !
 ((address 1011 to ← ORG 0000))
 directive 1011

* what is the binary representation of the inst
 DONE GOTO DONE ?!

① - GOTO K →

101	KKK kkkk kkkk
-----	---------------

 opcode
 3 bits 11 bits
 If we open data sheet
 ((101 000 0000 1010)) ORG 0004
 ↳
 DONE → 101

* Assume that this code is running on a PIC with $f_{osc} = 4 \text{ KHz}$.

• how long does it need to be fully executed.

Assume we removed the last inst.

DONE GOTO DONE
 Infinite loop

- $T_{inst} = 4 / f_{osc} \rightarrow 4 / 4k = 1 \text{ MS.}$
- $7 T_{inst} \rightarrow 7 \text{ MS.}$

• GOTO DONE

10⁶ lines

code لیکر 10⁶ lines
1 inst. is

DONE:

Ex: [33] ↔ [11] swap.

- 1- temp[22]
- 2- [11] → [33]
- 3- [22] → [11]

```

[
  MOVF 33, 0
  MOVF 22
  MOVF 11, 0
  MOVF 33
  MOVF 22, 0
  MOVF 11
]

```

slide 27

[w] = [33]

```

ORG 0000
ORG 0004
end
infinite loop end

```

WLD → at (bank) switching

* (goto, bcf, mov -- goto) 10 inst. in slide 27

Ex: write prog. that do the following:

① $[17] = [12] - [22] - [23]$

② if $[22] > [23]$
 $[22] = [22] * 4$

③ $[17] = [18] * 9$

Sol —

① `MOVF 22, 0`

`SUBWF 12, 1`

`MOVF 23, 0`

`SUBWF 12, 0`

`MOVWF 17`

③

`MOVF 18, 0`

`BCF STATUS, C`

`RLF 18, 1`

`BCF STATUS, C`

`RLF 18, 1`

`BCF STATUS, C`

`RLF 18, 1`

`ADDWF 18, 0`

`MOVWF 17`

② `MOVF 23, 0`

`SUBWF 22, 0`

`BTFSK STATUS, C`

`GOTO END1`

`BCF STATUS, C`

`RLF 22, 1`

`BCF STATUS, C`

`RLF 22, 1`

`END1`

* Conditional branching.




- BTFSZ f, b
- BTFS f, b
- INCFSZ f, d
- DECFSZ f, d

* IF [22] = 0.


code block1

else

code block2



value 22 = 0
* block1
* block2



NEXT



GOTO code1
 code2

GOTO code1
 GOTO code2

GOTO Next code1
 code1 Next
 Next
 code2

* if ($[22] > [23]$)
 subtract 7 from $[22]$.
 else
 subtract 7 from $[23]$

MOVF 23,0] $[22] - [23]$
 SUBWF 22,0] if $C=0 \rightarrow [22] > [23]$
 BTFSC [C] STATUS,C
 GOTO sub22 $[22] < [23]$ ✓ 1:1
 GOTO sub23 BTFSS -

sub22 MOV LW 7] $[22] = 7 - [22]$
 SUBWF 22,1]

sub23 MOV LW 7] $[23] = 7 - [23]$
 SUBWF 23,1]

Next

loop

* for (int i = 17; i > 0; i--)
add 3 to address 22.

```

Counter EQU 18
MOV LW D'17'
MOV WF counter

```

i
[18] = 17

loop

```

MOV LW 3
ADD WF 22,1
DECFSZ counter,1
GOTO loop

```

[22] + 3
17 - 1 = 16
i--

* for (int i = 7; i <= 22; i++)
add 3 to address 22.

```

Counter EQU 19
MOV LW 7
MOV WF counter

```

i = 7

loop

```

MOV LW 3
ADD WF 22,1
INCF Counter,1
MOV LW D'22'
SUB WF counter,0
BTFSZ STATUS,Z
GOTO loop

```

[22] = [22] + 3
INCF Counter, 1
D'22'

Zero Flag
C Flag

ORG 0000
 Reg 0-1
 include: headerfile
 and

* Conditional Branching:

Ex-1

```

MOVWF 11, 0 [11]
ADDWF 22, 0 [22] + [11]
BTFSS [5] STATUS, C
GOTO NOC
GOTO withC
  
```

ADD location 11 + 12
 No carry = [33]
 with carry [44] = 11 + 12

NOC

```

MOVWF 33
GOTO Next
  
```


"256 bit data"

withC

```

MOVWF 44
NEXT
  
```

FF = 255



Ex-2

```

Count H count L
(16 bit counter) 3 5
START MOVF count, 1
BTFSS [5] STATUS, Z
GOTO label
MOVF countH, 1
BTFSS [1] STATUS, Z
GOTO DONE
DECF countH, 1
label DECF countL, 1
GOTO START
GOTO DONE
DONE GOTO DONE
  
```

((255 ← loop start))
 " ← variable "

if loop 16 bit counter
 counter → 8 bits
 2 counters

N O T E B O O K

```

DONE GOTO DONE
  
```

* Subroutine → Code starts with label & ends with
return or return l.

function ()

{

}

executed when call by
(CALL "k, label")

main ()

{

call function () ;

}

* Time Delay *

HW → Timers
 SW → non useful code (NOP).

inst 1



if $f_{osc} = 4\text{MHz}$
 $T_{inst} = \frac{1}{4\text{MHz}} = 1\text{MS}$

max 1024 NOP's

inst 2

```

MOVLU 256
MOVWF counter
loop NOP
NOP
DECFSZ counter, 1
GOTO loop
  
```

256 iterations [value 0 - 256] op 256

inst 3

Nested loop

```

MOVLU 256
MOVWF count H
MOVLU 256
MOVWF count L
  
```

256x256
~~(256x256)~~
 delay

```

loop NOP
NOP
DECFSZ count H, 1
GOTO loop
  
```

inst. 4

MOVLW x

MOVWF counter

loop call subroutine

DECFSZ counter, 1

GOTO loop.

subroutine MOVLW y

MOVWF counter_2

loop_2 NOP

DECFSZ counter_2, 1

GOTO loop_2

RETURN

$$* \text{Delay} = \frac{4}{f_{osc}} * T_{inst}$$

* num. of $T_{inst} = \text{Trance the code.}$

* Nested loop:

(*) initialization.

(*) First external iteration.

→ all ~~steps~~ internal except last.

→ last internal

(*) all external except 1st & last

(*) last external iteration.

* Single loop:

→ initialization.

→ all ~~iterations~~ except last.

→ last iterations.

Slide 20. Single loop:

* $F_{osc} = 800 \text{ kHz}$. 30200 cts [X] single loop in slide $\sim 200 = \text{one loop}$

Delay = $\frac{4}{F_{osc}} \times \# \text{ of } T_{inst}$.

$$= \frac{4}{800 \times 10^3} \times \left[\begin{array}{l} \text{MOVLW MOVWF (init.)} \\ 1+1+ \\ 199 * (1+1+1+2) + \\ 1+1+2 \\ \text{DECFSZ} \end{array} \right] \left(\text{counter} = 1 \leftarrow 199 \text{ cts} \right)$$

* initialization \rightarrow skip loop.
 * skip jump loop!

$$= 5 \mu\text{s} \times [2 + 199(5) + 4] = 5.005 \text{ ms}$$

* Subroutine machine code 11n613!

Return + Call \rightarrow delay = $5 \mu\text{s} \times 1005 = 5.025 \text{ ms}$

$2T_{inst} + 2T_{inst} \rightarrow$ delay = $5 \mu\text{s} \times 1005 = 5.025 \text{ ms}$

①: write subroutine to generate 10 ms delay including the call inst. Assume: $F_{osc} = 400 \text{ kHz}$.

Delay = $\frac{4}{400 \times 10^3} \times \text{num of inst.}$

$\rightarrow 1000 = 2 + 2 +$

Subroutine

```

MOVLW x      ; init
MOVWF Counter
Loop
  5 NOPS
  NOP
  NOP
  NOP
  DECFSZ counter
  GOTO loop
return
    
```

$(x-1) * (1+1+1+1+2) +$
 $\text{nop nop nop decfsz return}$
 $1+1+1+2+2$
 $1000 = 4 * (x-1) * 6 + 7$
 $= 4 + 6x - 6 + 7$
 $= 5 + 6x$
 $x = \frac{995}{6} = 165.83$
 $x = 165$
 $4 + (164) * 6 + 7 = 995$

Subject generating time delays.

Date

No.

((nested loop))

Slide 21

$\frac{4}{4\text{MHz}}$

$F_{osc} = 4\text{MHz} \rightarrow T_{inst} = 1\text{Ms}$


$\text{Delay} = T_{inst} * \# \text{ of } T_{inst}$

$10 \times 10^3 = 1\text{Ms} * \# \text{ of } T_{inst}$

$\rightarrow \# \text{ of } T_{inst} = 10,000$

Count H Count L

* Subs:
 Call
 return



call + initia.
 2 + 5 +
 → due to 1st loop

$[\frac{249 * 3 + (2 + 1 + 2)}{1}] + \text{CountL} \quad \text{CountH}$
decsz 1, 2, goto, decsz
 0 12

$11 * [255 * 3 + 3(2 + 1 + 2)] + (\text{CountL} \rightarrow 256)$
decsz, return, 0-1=FF, 255
 $255 * 3 + 2 + 2 + 2$
 = 10,000


* Indirect addressing:

ex: Write a code to clear

the values in address 0x10-0x4F 64 locations.

CLRF F

CLRF 0x10
 CLRF 0x11
 ...
 CLRF 0x4F



② * Direct → data memo / inst

③ * indirect → FSR.

* To do any address manipulation like loop on the address "indirect addressing".

- (1) write the address in FSR
- (2) Replace parameter F by either ~~F~~ INDF or 0X00

* Write code to complement the value in address 0X22 using direct & indirect


XOR ← bits are reversed
 COMP ← address " " "

[Direct]

```
COMF 0X22, 1
```

[indirect]

```
MOVLW 22  
MOVWF FSR
```



→ INDF or 0X00 isn't a physical reg., it's just a signal to tell the CPU to get the address from (FSR) → comp

```
MOVLW D'64'  
MOVWF counter  
MOVLW 0X10  
MOVWF FSR
```

loop

```
CIRF INDF, 1  
INCF FSR, 1 → 11  
DECFSZ counter, 1  
GOTO loop
```

```

*
    MOVLW    0x95
    MOVWF   FSR
    MOVF    INDF, 0
  
```

3bits
FSR ← address

* bank selection:

- Literal : NO BS.
- Direct : status (5).
- Indirect : FSR

Indirect


```

    MOVF   X10, 0
    MOVLW  0x15
    MOVWF  counter
    MOVLW  0x10
    MOVWF  FSR
    MOVF   0x10, 0
  
```

* Indirect:

```


    BSF   FSR, 7
    MOVLW 0x15
    MOVWF FSR
    MOVF  INDF, 0
  
```



* Direct:


```

    BSF   STATUS, 5
    MOVF  0x15, 0
  
```



Ex:

Write code to read the value in address 0x95 using both direct & indirect. 0x10 to 0x1F result(0x20)



```

    MOVLW  D'15'
    MOVWF  counter
    MOVLW  0x11
    MOVWF  FSR
    loop  ADDWF INDF, 0 → FSR → 10 + 11
        INC   FSR, 1 → +1
    [ DECFSZ counter, 1
      GOTO  loop
    MOVWF  0x20
  
```


* Direct :

```

MOVWF 0x10, f
ADDWF 0x11, f
ADDWF 0x12, f loop
...
ADDWF 0x1F, f
MOVWF 0x20
    
```

Diagram: $0x10 \rightarrow 0x1F$ (with a plus sign) and an arrow pointing to $0x20$.

(15)

```


int squares [6] = {0, 1, 4, 9, 16, 25};
cout << squares [3];
    
```

```

movlw 3
call squares [3]
movlw 5
call squares [5]
    
```

* look up table :

array in the prog. memo.




```

ADDWF PCL, 1
retlw 0
retlw 1
retlw 4
retlw 9
retlw D'16'
retlw D'25'
    
```

Annotations: $+1$, $+2$, $+3$ with arrows pointing to the respective instructions. A note says "inst → squares".

Goal: PCL dlc fast working device




2 locations of the (next inst.)

* int squares2 [6] = {9, 16, 25, 36, 49, 64};

when I write a value in the W-Reg. & call the lookup table, it returns the square of the value. the lookup table it contain squares of (3-6).

```
MOVLW 7
call squares2
```




Interrupt : Code

Subroutine

start 0004
 ends retfie return from interrupt
 invoked HW event

Label
 returns, retlw
 call



* polling. we should check for sth. many times.
 in PIC all interrupts are maskable "by default disabled"
 * interrupts 1 - maskable 2 - non maskable.

slide 6.

* For an interrupt to happen:

pc = 0004 1/2 interrupt = 0/1 *

- ① GIE = 1 global interrupt.
- ② local enable = 1
 → set & cleared by SW.
- ③ interrupt flag = 1
 → set by HW-event

In PIC there are 4 types of interrupt. However, we have single interrupt vector = 0004
 local enable flag.


CH 6

Subject _____ Date _____ No. _____

Interrupt : Code

* 4 types of interrupt :

- ↳ enable
- ↳ flag.



- on reset the flags are cleared.
- Two flags may be set regardless of enables. However, if the enables are disabled → No interrupt.

} has higher priority than main code

* For an interrupt to happen:


- by SW. {
- ① GIE = 1 (global interrupt enable)
 - ② local enable = 1
 - ③ flag = 1
- ↳ set by HW. event.

subroutine

- * ↳ start label
- * return, retlw
- * call

* 4 types of interrupts "slide 8"

1] external interrupt.



3] EEPROM write complete interrupt

by HW. [INTF = 1 (external interrupt flag)

INTE = 1

by HW. ← EEIF = 1 → 200 cycles

by SW. GIE = 1

by SW. { EEIE = 1
 GIE = 1

2] Timer overflow interrupt.


TOIF = 1

by SW. { TOIE = 1

GIE = 1

5 → flag = 1

4 portB change interrupt.



* To deal with interrupt:

- 1) GIE bit (1 bit)
 - 2) 4 local enables (4 bits)
 - 3) 4 local flags (4 bits)
 - 4) one bit in external (1 bit)
- Annotations: A bracket groups items 2, 3, and 4, pointing to 'INTCON' with the note 'except EEIF in EECON1'. Another bracket groups item 4, pointing to 'OPTION.REG'.*

retfie return from interrupt
 implicit set GIE

Annotations: 'interrupt ← F' and 'enable ← E' are written next to the text.

* What the developer should do to deal with interrupt?

- 1) Start a 0x0004.
- 2) ends with retfie.
- 3) enable GIE. →
- 4) enable local enable.

not always. 5 If you deal with portB change interrupt you should clear the flag (**RBIF**) at the beginning of the code.

6 before retfie, don't forget to clear the flag.

* flags set by HW.
 clear by SW.

EX - slide 13.

* OX0A, external interrupt (↑) result: OX10
 OX10, W-Reg the edge W in the end zero

Sol. _____

~~## include PIC16F84A.INC~~

```
ORG 0000 OX0A → (0) → 0000 → 0000  

GOTO START interrupt is present  

ORG 0004 → نقطة التوقف
```

(1) GOTO ISR

START ((10b) value (5) bits))

```
(2) BSF INTCON, GIE → GIE = 1  

(4) BSF INTCON, INTE → INTE = 1  

BSF START, RP0 ISR CLRW  

BSF OPTION-REG, 6 } (6) BCF INTCON, INTF  

bl → BCF STATUS, RP0 } retfie  

CLRW
```

```
loop ADDWF OX0A, 0 } loop 1 byte *  

GOTO loop interrupt present
```

~~Context Saving~~ W-Reg.
ISR MOVWF Temp.

slide 15 * for any reg. *

```
(10) ISR MOVF OX10, 0 OX10 → reg. value 10  

MOVWF Temp interrupt 1  

10  

MOVF Temp, 0 MOVF Temp, 0  

MOVWF OX10 retfie  

(2) retfie
```

→ MOVF STATUS, 0
MOVWF Temp

SWAPF STATUS, 0
MOVWF Temp



Z = flag

MOVF Temp, 0
MOVWF STATUS

SWAPF Temp, 0
MOVWF STATUS

MOVF → flag dec 0
MOVWF → " " 0

Subject Multiple interrupts.

Date

No.

EX: Write code

when timer of interrupt happens → add 7 to [12]

" EEPROM write complete interrupt → multiply by 4 [13]

" external int happens → Sub 8 from [14]

include PIC16F84A.INC

ORG 0000

GOTO START

ORG 0004

GOTO ISR

START

BSF INTCON, GIE → GIE = 1

BSF INTCON, INTE

BSF INTCON, TOIF → enable

BSF INTCON, EEIE

loop GOTO loop

* عنوان interrupt على الكود الا اذا

كان interrupt غير مكتمل فليس

يحدث استجابة


```

ISR      BTFSC      INTCON, T0IF      ; timer 0 IF
        GOTO      timer0_code

bs →

        BTFSC      EECON1, EEIF
        GOTO      EEPROM_code

bs →

        BTFSC      INTCON, INTF
        GOTO      external_code

timer0_code
        MOVLW      7
        ADDWF      12,1
        BCF        INTCON, T0IF
        retfie

EEPROM_code
        BCF        STATUS, C
        RLF        0X13, 1 → b0
        BCF        STATUS, C
        RLF        0X13, 1
        BCF        EECON1, EEIF → b0
        retfie

external_code
        [14]-8
        MOVLW      8
        SUBWF      14,1
        BCF        INTCON, INTF
        retfie


end

```

check
w
d
inter

* Timer ϕ is ((8)) bits counter:

initial value
 TMR ϕ (01)
 OPTION-REG (21)



* To use counter as timer:



TOIF = 1

① $T = \frac{1}{F}$

if you know that $F = 1\text{MHz}$.

→ Interrupt happens after $\frac{256}{1\text{MHz}} = 256 \mu\text{s}$.

② to make interrupt happen after 100 μs .
 start counting from 156.



* prescale value = $2^{PS2+PS1+PS0+1}$

* PS ϕ = 0 No prescale
 ↳ 1 yes.

Ex: IF $PSA = \phi$ & $PS2 PS1 PS0 = 101$

* clk → prescaled
 → not

→ prescale = 2^{5+1}
 = 64

64 cycles

$$* \text{ Delay of TMR0} = \left(\frac{4 * \text{prescale}}{F_{osc}} \right) * (256 - \text{IN})$$

initial value

$$\rightarrow \text{max delay of TMR0} = \frac{4}{F_{osc}} * 256 * 256$$

Ex 8 Write code to generate 10 Ms delay using timer 0
 $F_{osc} = 1 \text{ MHz}$.

$$10 \times 10^{-3} = \frac{4}{F_{osc}} * \text{prescale} * (256 - \text{IN})$$

$$10 \times 10^{-3} = \frac{4}{10^6} * \text{pre} * x$$

$$\rightarrow (\text{prescale} * x = 2500)$$

assume prescale = 4 $\rightarrow x = \frac{2500}{4} = 625$ ~~256~~ \rightarrow max 256

* " = 32 $\rightarrow x = 78$

$$\text{IN} = 256 - 78 = 178$$

Ex: write code to increment the value stored at address 18 every 1 second. use timer 0 & interrupt.
Assume $F_{osc} = 10 \text{ MHz}$.

$$\begin{aligned} \text{max delay} &= \frac{4}{F_{osc}} * 256 * 256 \\ &= \frac{4}{10 \times 10^6} * 256 * 256 \\ &= 0.026 \text{ sec} \rightarrow 26 \text{ ms.} \end{aligned}$$

* Delay = 10 ms * 100 times.

$$10 \times 10^{-3} = \frac{4}{10 \times 10^6} * \text{pre} * x$$

$$\text{pre} * x = 251000$$

$$\text{prescale} = 256 \rightarrow x = 97 \rightarrow \text{IN} = 256 * x = 158.$$

$$\text{Delay} = \frac{4}{F_{osc}} * \text{Pres} * (256 - \text{IN})$$

$$1 = \frac{4}{10 \times 10^6} * \text{Pre} * x$$

$$\text{Pre} * x = \frac{10^7}{4} = 25 \times 10^5$$

$$\text{Assume pre} = 256$$

$$\rightarrow x = \frac{25 \times 10^5}{256} = 97.65$$

ORG 0000

GOTO START

ORG 0004

GOTO ISR

START BSF INTCON, GIE
BSF INTCON, TOIE

MOVLW D'100'

MOVWF counter

MOVLW D'158'

MOVWF TMR0

دائرة
توقيت
ISR sec

بند
selection

MOVLW B'xx0x0111'

MOVWF OPTION_REG

ISR BCF INTCON, TOIF

MOVLW D'158'


MOVWF TMR0

DECFSZ counter, 1

retfie

INCF ISR, 1

NOT
1 sec. divisible
MOVLW B'100'
MOVWF counter retfie
end




* Delay until reset = $\frac{18 \text{ ms}}{256} * 256 * \text{prescale}$.

= 18 ms * prescale

without prescal → delay = 18 ms.

WDTF from Configuration word.

WDT is enabled.



* increase prescale → 4


* if you count.

* max delay = 18ms * 128 = 2.3 sec.

* Sleep mode the CPU enter it by executing.

SLEEP instr.

* WDT keeps counting in sleep mode because it has its own OSC.



Timer is off, can't wakeup MC from sleep.

you can't write code to wakeup.

SLEEP

* To wakeup the CPU :

1- MCLR = 0 → reset vector

2- WDT if enabled. → PC

3- Interrupt flag = 1 & its corresponding enable = 1 regardless GIE. → PC if GIE = 0

* Write code to make the CPU sleep for 2.3 sec. or if GIE = 1

```

MOVW B'xxxx1111'
← * bank switching MOVWF OPTION_REG

```

PSA
128

$$2.3 = 18 \text{ ms} \times \text{prescaled}$$

$$\text{prescale} = 128$$


SLEEP

```

MOVW B'xxxx11110'

```


slide 4



IX1 independent

half duplex → input or output but not at the same time.

slide 7




slide 8

ex ①

```

b1
MOVLW 00
MOVWF TRISB } CLRF TRISB
b0
MOVLW 0XAA
MOVWF PORTB
    
```

ex → pins




ex ②

```

b1
MOVLW B'XXXI 1111' } MOVF PORTA, 0
MOVWF TRISA           } MOVWF 0X0D
b0
CLRF PORTA
    
```


writing to Reg. PORTA & PORTB will not affect input pins. affects only output pins.



to resp to PORTA inst. 11110

slide 9 +ve edge, external interrupt.

10



Flash 0: not flashing
1: flashing.

```
ISR
    MOVLW    0x01
    XORWF   Flash, 1

    BCF     INTCON, INTF
    RETFIE
```

```
START
    BSF     INTCON, GIE
    BSF     INTCON, INTE
    → b1
    BSF     OPTION-REG, 0

    MOVLW   B'xxxx xx01'
    MOVWF   TRISB
    → b0
    } I/O
```

```
loop
    BTFSS   Flash, 0
    GOTO    loop

    MOVLW   B'0000 0010'
    XORWF   PORTB, 1
    delay 1 sec.
    GOTO    loop
```



* turn on led
" off.

N O T E B O O

* Slide 16-17 → H.W. X

* Slide 18 ((* electrical char. *))

* Switches Slide 19



switches connected to RB0-5 are closed.

& remaining are open.

Read switches state into Reg. 0X1A.

b1
movlw B'1111111'


movwf TRISR

b0

movf PORTB, 0

[0X1A] = 1100 1111

movwf 0X1A




* benefits:

- 1- cancels noise.
- 2- reduced undefined region.
- 3- fast switching.

* The Oscillator *



"slide 29"



* code or settings: Configuration word -



V_{Hs} on $V_g = V_H \rightarrow$ short circuit.



slide 30

① RC osc.

② crystal osc.

$\tau = R * C$ NOTEBOOK

* The PIC 16F84A OSC.


Fosc1, Fosc ϕ

↳ slide 31 chap
biopino

* The power Supply *

slide 34.

PIC 16F84A I, V chap



* OSC2 → $\frac{V_s}{RC}$ RC.


Serial

16F84A


16F877A

same family.

Serial port.




Slide 3 parallel, serial.



① Asynchronous


② Synchronous

IP / clk share




Interrupt

* Serial: shift registers.




4bits.

D	Q
0	0
1	1



slide 11 to 16 - skip.

Memo:



indirect status(7) || FSR(7)

* Write code to read the address 0x1c7 using direct & indirect.


Direct

indirect.

```
BSF STATUS, 5
BSF STATUS, 6
MOVF 0x17, 0
```

```
BSF STATUS, 7
MOVLW 0xA7 → 4b, 5b, 8bits
MOVWF FSR
MOVF INDF, 0
```

* prog. Memo: *





GOTO k address of inst.
 Call k
 11 bits.

*e.g. Assume PC = 0001 & you want to call the
 Subroutine at address 0X1855

Call k
 Call 0X1855

call goto 11 bit
 بیت آکیر آستر سید



PCLATH

```
BSF PCLATH, 4
BSF PCLATH, 3
Call 0X055
```

call 055	PC
055 call	page 0
	page 1
	page 2
	page 3


read one banks the persistence
 pages (bank)

- [data, Mem address] → bank
- [call GOTO] → page selection




USART

universal sync. Async. receiver transmission.



* Async. → Jēt... (unclear)



* if "TSR" is empty, the word written in "TXREG" moves to "TSR".

* 2 enables:

- TXEN = 1 → Tx only.
- SPEN = 1 → for Tx & Rx. (serial port enable)

* baud Rate = $F(F_{osc}, SPBRG, BRGH)$ bit

- TXIF = 1 → if TXREG is empty.
- TXIF = 0 " " " full.
- TXIF ⇒ It's Read only
- TRMT = 1 if the shift reg. is empty.

Receiver

← RSR not accessible by SW. (no address) TX 9
 ← RCREG is accessible TX 9D bit(9)
 ↳ queue of 2 words. ↳ FIFO R x 9 = 1
 ↳ 1st in 1st out... R x 9D = bit(9)

2 enables:

continuous reception enable

- CREN = 1 → reception only
- SPEN = 1

2 words Jēt...
 (RCRREG) ← word...
 RCIF = 1

* baud Rate = $F (F_{osc}, BRGH, SPBRG)$


* if the 3rd byte gets received before read the previous. (over run error)

2 bytes → OERR = 1. OERR RCREG → 2 words only.
 ↳ read only.

→ as long as : OERR = 1

① reception stops. ② 3rd byte is lost.

* How to prevent overrun error?
 read the byte when received.



* OERR can't be cleared by SW. (read only)

* To clear it :

1 → ① CREN = 0 → OERR = 0

② read the data in RCREG

MOVF RCREG, 0 read 1st byte

MOVF RCREG, 0 " 2nd byte

③ CREN = 1

stop bit = 0
 framing error
 خطأ في استقبال البايت


* سرعة الاستقبال
 يجب أن تكون عالية
 التي تصل

* baud Rate = F_{osc}

high speed ← BRGH = 1 ← 16 * $(1 + SPBRG)$
 low " ← BRGH = 0 ← 64

band rate
 generating
 high

* same data Rate (same reg, Fosc,)



Ex: * 40, 41, 42

no parity

9.6 k bps

Fosc = 20 MHz

TXEN = 1 slide 24

asynch. 8 bit, sync. high = 16

* TXSTA = X010X0XX

* RCSTA = 1XXX XXXX

* SPBRG = 129

* TRISC = Y0XX XXXX

code → slide 34.

$$9.6 \times 10^3 = \frac{F_{osc}}{16 * (1 + SPBRG)}$$

$$9.6 \times 10^3 = \frac{20 \times 10^6}{16 * (1 + SPBRG)}$$

$$16 * 9.6 \times 10^3 * (1 + SPBRG) = 20 \times 10^6$$


$$SPBRG = 129$$

16 بیت
if > 255
64 بیت

"Data Acquisition & manipulation"

* Digital: discrete, limited num of values in a range.

* Analog: infinite num of values within a range, continuous.



* more accurate → less accurate

* suffer from noise interference




[error]

* Analog to Digital converter ↑

* Voltage references *

↳ range of acceptable input.

VREF = 8V
reference



* ADC:

sampling $t_s = \frac{1}{f_s}$



⊕ more accurate, ⊖ more storage and bandwidth.

⊖ time & processing & power.

$\text{min } f_s \geq 2 f_{\text{max}}$




② Quantization:

[n] # of bits.

- $n \uparrow \Rightarrow$ (+) more accurate
- storage & bandwidth.
 - power, cost, time.

To do quantization, we usually draw quantization characteristics graph.



* error = input - output:



* max error = 1V
= 1 LSB

* resolution "step size" = $\frac{V_r}{2^n}$




= $\frac{V_r}{2^n} = \frac{8}{2^3} = 1$

↳ **LSB**: least significant bit voltage:
min change in input that will definitely change the output digital values.


↳ is a measure of resolution.

* max error = $\frac{1}{2}$ LSB.


$$= \frac{V_r}{2^{n+1}}$$



PIC



(VREF) \rightarrow zero voltage



sample & hold.

* taking the sample while the input is changing \rightarrow error

inputs \rightarrow fix the input, take the sample, convert it, release the input

slide 14

- if the switch is closed. $V_c \approx V_s$.
- to take a sample, we should wait until $V_c \approx V_s$. then open the switch (fix input).

* for how long we should wait until opening the switch

$$V_c = V_s * (1 - e^{-\frac{t}{\tau}})$$

* assume the error = 10%

$$\rightarrow V_c = 0.9 V_s$$

$$0.9 V_s = V_s * (1 - e^{-\frac{t}{\tau}})$$

$$t = 2.3 * \tau$$

max error = $\frac{V_r}{2^{n+1}}$

$$V_c - V_s = \frac{V_s}{2^{n+1}}$$

$$t = -\ln \frac{1}{2^{n+1}} * \tau$$

$\rightarrow n \uparrow \rightarrow$ sampling time \uparrow for 10 bits
ADC $\rightarrow t = 7.6 * \tau$


* for $n = 8$ bits $\rightarrow t_s = -\ln \frac{1}{2^{8+1}} * \tau$
 $= 6.2 \tau$


* on the pic 16F877A, you can connect 8 possible analog inputs:

RA0 - 3 RA5
RE0 - 2

\rightarrow A/D using PCFG bits in ADON1


\rightarrow voltage references internal or external





* Set quantization speed:

Sampling speed = $-\ln \frac{1}{2^{n+1}} * T$



* for 10 bits quantization we need for $12 * T_{AD}$.

* quantization time = $(n+2) * T_{AD}$.

Ex: if $F_{osc} = 1 MHz$.

what is the fastest quantization time in PIC16F877A?

$\rightarrow T_{osc} = \frac{1}{1MHz} = 1 \mu s.$

$\rightarrow T_{AD} = 2 * T_{osc} \rightarrow 4 T_{osc} = 2 \mu s$

\rightarrow quantization time = $12 * T_{AD} = 24 \mu s.$

Ex: $f_{osc} = 10 \text{ MHz}$

$T_{osc} = 0.1 \mu s$

$T_{AD} = 16 T_{osc}$
 $= 1.6 \mu s$

$T_{AQ} = 12 * 1.6 \mu s = 19.2 \mu s$


Ex: if $f_{osc} = 100 * f_{ts}$

$T_{osc} = 10 \mu s$

select RC osc with $T_{AD} = 2 \mu s$

$\overline{GO_DONE} = 1$ open the switch
 start quantization.

$\overline{GO_DONE} = 0$ end the quantization.



10 0000 000 ¹²⁸
 5B

8bits
 left justified

$1 * 4 = 4$
 $128 * 4 = 512$

• you have to write code for it

↑ configure ADC (1-4) → wait sampling time

time = $-ln \frac{1}{2^{n+1}} * T$

[$\overline{GO_DONE} = 1$

[step (5) → wait quantization

12 * T_{AD}
 $\overline{GO_DONE} = 0$
 $ADIF = 1$
 $ADIE = 1$
 $ADIF = 1$

N O T E = B O O K

* configure ADC

(1-4) → wait sampling time → step (5) → $\overline{GO/DONE}$

you have to write a code for it

wait quantization time

• for error = $\frac{1}{2}$ LSB
 $= -\ln \frac{1}{2^{n+1}} * \tau$
 sampling time

- $\overline{GO/DONE} = 0$ ← read result
- ADIF = 1

* Op Amp setting time + Temp fuller + $-\ln \frac{1}{2^{n+1}} * (R_s + R_{sc} + R_{ss}) * C_i$

→ 0.05 Ms for each degree above 25°C

* What should be the value of PCFG bits in case you want RE2 to be a external voltage references?

10000

• slide "31"

$R_{ss} = 7k\Omega$, $R_{sc} = 1k\Omega$, $R_s = 0$, $CHOLD = 1/20$ pf
 $Temp = 35^\circ C$, $TAD = 1.6\mu s$

+ Sampling = $2\mu s + (35-25) * 0.05\mu s + 7.6 * (7k + 0) * \frac{1}{20} * 10^{-12}$

+ quantization = $12 * TAD \rightarrow 12 * 1.6\mu s = 19.2\mu s$

→ Time for one sample = $9.8 + 19.2\mu s = 29\mu s$

• $f_s = \frac{1}{32.2\mu s} = 31\text{ kHz}$

$f_m = 15.5\text{ kHz}$ [ADC]

9.8 μs	19.2 μs	int sample
sampling time	quantization t.	time 2 TAD
	29 μs	32.2 μs

→ 22.2 μs

* $RA\phi, T_{AD} = 8 T_{osc}$.

internal voltage references, $F_{osc} = 20\text{ MHz}$, $V_{DD} = 5\text{ V}$

$T = 25^\circ\text{C}$



right justified.

① $T_{sampling} = 10\text{ MS}$.

② $ADCON0 = 0100\ 00X1$


$ADCON1 = 10XX\ 1110$

$TRISA = XXXX\ XXX1$



(12 pins) save # of pins.

• We saved 5 pins, cost is code completely.



N O T E B O O K

* To read which button is pressed:


(1) read row pins

a- make row pins input.

b- " column pins output.

c- output zero on column pins.

r₀ r₁ r₂ r₃
1101 → row 2




(2) read column pins.

a- make column pins input.

b- make row pins output.

c- output zero on row pins.

c₀ c₁ c₂
110 → Column 2



* ROW-index = 1101 0000²

* Column-index = 0000 0110⁰

$3 * 3 + 2 = 11$

$3 * \text{row-index} + \text{column-index}$

$3 * 2 + 0 = 6$

(10)

* row-index = 1110 0000 3

column-index = 0000 1100 2

$3 * 3 + 2 = 11$


* port B change interrupt

(1) the flag should be cleared at the beginning of the code

(2) To clear the flag:

```
MOVWF PORTB, 0
BCF INTCON, RBIF
```

* Seven seg *





• common cathod.



```

b1
CLRF TRISB
b0
MOVLW B'01011011'
MOVWF PORTB.
    
```



LOOP:

```

BSF PORTA, 0
BCF PORTA, 0
CLRF TRISB
b0
MOVLW B'01011011'
MOVWF PORTB
Delay 10ms
    
```

25

2

00-99

```

MOVLW 2
CALL BinaryTable
    
```

```

BCF PORTA, 1
BSF PORTA, 0
    
```

```

MOVLW 5
CALL BinaryTable
    
```

```

MOVLW B'01101101'
MOVWF PORTB
    
```

5

Delay 10ms

```

GOTO LOOP* → DECF counter, 1
    
```

* Binary Table *

lookup table ADDWF PCL, 1

```

RETLW B'01111111'
RETLW B'01101101'
    
```

```

MOVLW B'SD'
MOVWF counter
    
```

Sensors


• light dependent resistor "LDR"

- it's a resistor with its resistance is dependent on light intensity.
- as light intensity increases, more electron-hole pairs are formed. \implies resistance decreases.
- * when the light is very luminant.

$$V_D = 5 * \frac{R_{LDR}}{R_{LDR} + 90k\Omega}$$

• optical object sensing: composed of 3 components.


- works in 2 modes: 1- cut. 2- reflect.

① IR LED 

it emits IR when $V_A > V_C + V_{Th}$


② photo transistor

when light arrives to the base, the transistor is on.




③ plastic housing: only allows unvisible light to pass

• Ultrasonic object sensor.



$$\text{Distance} = \frac{\text{time} * \text{speed}}{2}$$


DC



• stepper motor

• servo motor

↳ PWM : pulse width modulation



* 40°

$$\rightarrow \frac{1.25 + 1.5 - 1.25}{90} * 40$$

* 90°

loop: BSF PORTB, 1


delay 1.5 ms

BCF PORTB, 1

delay 18.5 ms

GOTO loop

↳ Multiplication delay
↳ delay variable
↳ delay



* To connect Motor to the pic, we usually use the PIC as switch, and the motor is driven by external power supply.


① BJT "transistor"

slide (38)

② MOSFET

③ H-bridge

• 1293D: ④ half bridges: to connect M which rotate in one direction just to drive M by external power supply.



* RB2-high

② full H-bridges: to make the M rotates in 2-directions.

I J I o D e p l o s i b e M a t e r i a l

H-bridge pin is available

slide 42

* it has ((16)) pins:

④ pins for ground & heat sink.


④ input pins (1A, 2A, 3A, 4A).

④ output pins (1Y, 2Y, 3Y, 4Y).

② enable pins.

② Voltage sources: V_{LS} : if the input is high, it's converted into V_{LS} .

* V_{OS} .



EN	i	o
0	X	Hi-Z
1	0	0
1	1	1

$V_{OS} > V_{LS}$

\rightarrow = 0 the chip is off


* connect L293D, (M), and PIC 16F84A such that when

$RB1 = 0$, the motor is off

$RB2 = 1$ & $RB3 = 0 \rightarrow \downarrow$

$RB2 = 0$ & $RB3 = 1 \rightarrow \uparrow$



• write code to make the current \uparrow



```

↑
BSF PORTB, 1
BSF    "  , 3
BCF    "  , 2
    
```

• more in digital input :



INCF counter, 1
BCF INTCON, INTF
RETFIE

• $V_{min} = -0.3 - 20 \times 10^{-3} \times 1 \times 10^3 = -20.3 \text{ V}$.



• $V_0 = 0.3 \text{ V}$

• $I_0 = 20 \text{ mA}$


• $R_{protection} = 1 \text{ k}\Omega$

* What are the maximum & min. Voltage that can enter?

$$= (1 \times 10^3)(20 \times 10^{-3}) + 0.3 + 5 = 25.3 \text{ V}$$



* Switch Depouncing *




OPTION_REG(7)

loop

```
delay 1ms
BTFS PORTB, 1
GOTO loop
```




N O T E B O O K

* Timer 1 *

- ① 16 bits counter ((TMR1H, TMR1L))
- ② on overflow → T1IF = 1, T1IE = 1
G1IE = 1, PE1IE = 1
- ③ if TMR1ON = 0
Timer will not count.
- ④ You have an option to synchronise the clock T1SYNC = 0
- ⑤ prescale value = 1, 2, 4, 8 slide 7
- ⑥ clock may have 3 sources:
 - 1] internal ($F_{osc}/4$)
 - 2] external
 - RC0 ((T1OSCEN = 0)) → for counting
 - RC1 ((T1OSCEN = 1)) → for external osc.
up to 200kHz.
- ⑦ Timer 1 will keep counting in SLEEP mode when the clock source is RC1, and may wakeup the PIC.

$$\ast \text{ Delay of TMR1} = \frac{4}{F_{osc}} \ast \text{prescale} \ast (2^{16} - IN)$$

$$\rightarrow IN = 1300 \checkmark$$



~~lect 34~~

slide 7

$$\bullet \text{ Delay} = \frac{4}{F_{osc}} \ast \text{prescale} \ast (2^{16} - IN)$$

$$\bullet \text{ max delay of T1} = \frac{4}{F_{osc}} \ast 8 \ast 2^{16}$$

8 \ast max delay of TMR \emptyset .

Ex: What are the required settings to generate 100ms delay using Timer1, assume $F_{osc} = 4 \text{ MHz}$.

sol —

$$100 \times 10^{-3} = \frac{4}{4} \ast 10^6 \ast \text{prescale} \ast \underbrace{(2^{16} - IN)}_x$$

$$\text{pre} \ast x = 10^5 \rightarrow \text{pre} = 8 \rightarrow x = 12,500$$

$$\rightarrow IN = 2^{16} - 12,500 = 53,036 = 0XCF2C$$

* Timer 2 *

- ① 8 bits counter
- ② count from 0 to PR2.
- ③ prescale values 1, 4, or 16
- ④ only internal clock ($\frac{F_{osc}}{4}$)
- ⑤ There is postscale

if postscale = x \rightarrow when Timer 2 value = PR2 value.
x num. of times \rightarrow TR2IF = 1 PTFE = 1
TR2IE = 1 PETE = 1

* Delay = $\frac{4}{F_{osc}} \times \text{prescale} \times \text{postscale} \times (\text{PR2} + 1)$.

• max delay of TMR2 = $\frac{4}{F_{osc}} \times 16 \times 16 \times 256$
= max delay of TMR.

Ex: what are the settings to generate 20 ms using timer 2 assume $F_{osc} = 4 \text{ MHz}$.

* Capture / Compare / PWM modules - *


CCP module: it can work in one of 10 modes.

① off

Timer2 ② PWM



③ capture modes when an event happens near the time.



④ compare modes when the time = value → do an event
ex: alarm


* CCP1CON, CCP1H, CCP1L *

- do nothing.
 - trigger special event
 - set RC2.
 - clear RC2.
- } CCP1IF = 1

Ex: what are the required settings to set RC2 after 50ms assume $F_{osc} = 4\text{MHz}$, and using CCP1 module.

- compare
- CCP1CON
- TM2R1CON
- CCP1H
- CCP1L

PWM



- RC2 → output
- Timer ②.

* as timer 2 is counting it's compared with 2 values

① CCP1H concatenating with CCP1CON <5:4>

→ to control "Ton" : increase it.

* when CCP works in PWM there exist an internal 2 bits counter that are connected with TMR2 value.

when they are equal → reset RC2

② PR2 → to control "T"

when they are equal

- 1- tests timer 2
- 2- set RC2
- 3- latches CCP1L into CCP1H.

There is no postscale in PWM

* if $PR2 < CCP1H$

- Timer 2 will count to be equal to PR2.
- NO PWM sig., it will never be equal.

Value of CCP1H → value of CCP1L


ton is equal to CCP1H ← CCP1L

$$* T = (PR2 + 1) * T_{osc} * 4 * \text{Timer 2 prescale.}$$

$$* t_{on} = (\text{10 bits value}) * T_{osc} * \text{Timer 2 prescale}$$

↳ CCP1L // 2 bits from CCP1CON.

Ex: Write a code that generates the following sig.
assume $f_{osc} = 4 \text{ MHz}$.



using CCP1.