

*ch. 1:

① classes of computers:

① Personal → general purpose, variety of software
 ↓ cost ↑ performance

② server → network based, range from small servers to building sized
 ↑ capacity, ↑ performance, reliability

③ super → high-ord sc and eng calculations.
 ↑ cost capability, but represent small fraction of the overall computer market.

④ Embedded → hidden as components of system, run one set of related apps that are normally integrated with hardware
 ↓ power, ↑ performance, ↓ cost

② The post-PC Era

PMd → personal mobile device [tablets, smartphones, glasses]
 cloud computing → WSC ⇒ warehouse scale computer
 → SaaS ⇒ software as a service. [Amazon, google]
 cloud X & still PMD X & run in cloud

③ understanding perf: ① algorithm (# operations)

② PL, compiler, Ar (# machine int) ③ P. memory (Fast insts)

④ I/O (Fast I/O op).

④ 8 great ideas:

- ① Moore's law (18-24) months
- ② abstraction (simplify)
- ③ make the common case fast
- ④ per via parallelism
- ⑤ per via pipelining
- ⑥ per via prediction
- ⑦ Hierarchy of memories
- ⑧ dependability via redundancy.

60 years

⑤ below my program:

- ① APP software → HLL
- ② system software → compiler + OS → service c (I/O, memory, tasks, sharing resources)
- ③ Hardware → HLL → mc
 P, memory, I/O controllers.

⑥ touch screens: tablets, smartph ⇒ capacitive [multi-touch] resistive [single touch]

⑦ Abstraction: ISA ⇒ software/hardware
 ABI ⇒ ISA system soft Implementation ⇒ details underlying the interface.

	DRAM	MD	Flash
price	expensive	cheap	mod
speed	fast	slow	mod
volatile	yes	X	X
wearout	X	X	no

- ⑧ networks
- ① LAN → Ethernet
 - ② WAN → internet
 - ③ wireless net → WiFi, Bluetooth

⑨ execution time → ? overall task's execution
 throughput → ? sub-tasks' execution

$$CPI_{avg} = \frac{CPU\ time}{I_{total}}$$

⑥ perf = 1/ET. → clock cycles.
 CPU time = $\frac{IC \times CPI}{c.rate} \times cc\ time$

⑩ same ISA, compiler → same I_{total}
 same CPU → same cc.time, rate
 CPI_i

⑫ $CC(Freq) = \sum_{i=1}^n (CPI_i \times I_{ci})$, $CPI_{avg} = \sum_{i=1}^n (CPI_i \times \frac{I_{ci}}{I_{total}})$ → r.f

⑬ Best perf → execution time.
 → affects IC, CPI. - ISA → IC, CPI, cc.time (cc.period)
 - microarchitecture design → CPI_{avg}
 - hardware implementation → tech, clock period.

ch. 2:

① RISC ⇒ reduced Instructions set computer.
 Fixed length, Fast execution, simple Functionality

② CISC ⇒ complex Instruction set computer.
 Variable length, slow, complex.

③ Design Principles

- ① simplify Favors regularity. registers ↓
- ② Smaller is Faster
- ③ good design demands good compromises
- ④ rs → read from it rd → write on it

⑤ X_1 → return address, X_2 → SP
 X_3 → global P, X_4 → frame P, X_5 → thread P
 $X_5 - X_7, X_{22} - X_{24}$ → temp, $X_{10} - X_{11}$ → results/arg
 $X_{12} - X_{17}$ → arg, $X_9, X_{18} - X_{27}$ → saved

⑥ ld rd, offset(rs1) → From m → r ⇒ compute, read
 st rd, offset(rs1) → From r → m ⇒ compute, write
 $A[12] = h + A[8];$ A = X_{22} , h = X_{21}

⑦ $D = 3 - B_3$ ⇒ sub X_{10}, X_0, X_9 make the common case
 $X_3 \leftarrow X_9$ add: $X_8, X_{10}, +3$ Fast 12 bit

⑧ Unsigned Binaries
 $X = X_0 2^0 + X_1 2^1 + \dots + X_{n-1} 2^{n-1}$ ranges (0 → $2^n - 1$)

⑨ signed magnitudes - ($2^{n-1} - 1$) → ($2^n - 1$)

⑩ 1's complement: range
 $-X = \bar{X}$, $X + \bar{X} = 2^n - 1$
 $-X = 2^n - X - 1$

⑪ 2's complement: $(-2^i) \rightarrow (2^i - 1)$

$X = X_0 2^0 + X_1 2^1 + \dots + X_{n-1} 2^{n-1}$


Most negative bit 1000...0000

$-X = \bar{X} + 1 = 2^n - X$
 $X(\bar{X}) = 2^n$


⑫ Formats

o r d l r s 2 i r s 2


① R-Format & addi, sub




② I-Format: addi, ld, andi, ori, xori, slli, ldi, andi, ori, xori




③ S-Format & sd(rs2, offset(rs1))



④ Shift Imm-Format & slli, srli




⑤ SB-Format & Branch




Target address = $PC + imm \times 2$

⑥ Uj-Format: jal, jalr



⑦ U-Format & Lui rd, 0x(5 digits)



$\bar{X} \Rightarrow$ xori X9, X10, 0xFFFF invert

And \rightarrow select some bits, clear others to 0

OR \rightarrow Set some bits to 1, leave others unchanged.

0 < X < Y \Rightarrow bgeu X20, X11, out of range

calling \rightarrow jal X1, (PC+4), return jalr X0, 0(X1)

push \rightarrow store, pop \rightarrow load


beg X0, X0, Exit 3
 dal X0, Exit

2 digit, 1 memory
 lbu rd, offset(rs1)


4 digit, 2 memory
 lhu rd, offset(rs1)

8 digit, 4 memory
 lwu rd, offset(rs1)

(right most)
 sb, rs2, offset(rs1)
 sh, rs2, offset(rs1)
 sw, rs2, offset(rs1)



0x FF BC 23 45 14 78 AE DB



(1000 000000)10
 long long int in c \rightarrow 64 bits
 string in c \rightarrow 10 char + null char
 \Rightarrow 128 B.its
 (1 quad word)

String in java \rightarrow (2 quad word = 256)

* Range: Max offset for branch $\pm 2K$ half word
 $= \pm 4K$ Bytes $= \pm 1K$ instructions.

Max offset for jal $\pm 512K$ half word
 $= 1M$ bytes $= 256K$ instructions

* jalr: lui X20, 0x(ABCDEI) $\rightarrow 64$

* bne X10, X0, L2, jal X0, L1, L2s

lock (j) \Rightarrow addi X12, X0, 1
 again lrd X0, (X20)
 bne X10, X0, again
 scd X11, (X20) X12
 bne X11, X0, again
 unlock \Rightarrow sd X0, 0(X20)

swap lrd X10, (X20)
 again scd X11, (X20), X23
 bne X11, X0, again
 addi X23, X10, 0