

\*ch. 1:

$$CPI_{avg} = \frac{CPU\ time}{I_{total}}$$

① classes of computers:

- ① Personal → general purpose, variety of software  
 ↓ cost ↑ performance
- ② Server → network based, range from small servers to building sized  
 ↑ capacity, ↑ performance, reliability
- ③ Super → high-ord sc and eng calculations.  
 ↑ cost capability, but represent small fraction of the overall computer market.
- ④ Embedded → hidden as components of system, run one set of related apps that are normally integrated with hardware  
 ↓ power, ↑ performance, ↓ cost

② The Post-PC Era

- PMd → personal mobile device [tablets, smartphones, glasses]
- Cloud computing → WSC ⇒ warehouse scale computer  
 → SaaS ⇒ software as a service. [Amazon, google]

③ understanding perf:

- ① algorithm (# operations)
- ② PL, compiler, Ar (# machine int)
- ③ P. memory (Fast inst)
- ④ I/O (Fast I/O op.)
- ④ 8 great ideas:
  - ① Moore's law (18-24) months
  - ② abstraction (simplify)
  - ③ make the common case fast
  - ④ per via parallelism
  - ⑤ per via pipelining
  - ⑥ per via prediction
  - ⑦ Hierarchy of memories
  - ⑧ dependability via redundancy.

⑤ below my program:

- ① APP software → HLL
- ② system software → compiler + OS → service c (I/O, memory, tasks, sharing resources)
- ③ Hardware → HLL → mc  
 P, memory, I/O controllers.

⑥ touch screens

tablets, smartph ⇒ capacitive [multi-touch]  
 resistive [single o]

⑦ Abstraction

	DRAM	MD	Flash
price	expensive	cheap	mod
speed	fast	slow	mod
volatile	yes	X	X
wearout	X	X	no

⑧ networks

- ① LAN → Ethernet
- ② WAN → internet
- ③ wireless net → wifi, bluetooth

⑨ execution time →

throughput →

- ⑥ perf = 1/ET. clock cycles. CPU time =  $\frac{IC \times CPI}{c.rate} \times cc.time$
- ⑦ same ISA, compiler → same  $I_{total}$ ,  $I_{CPI}$ ,  $I_{total}$  same CPU → same cc.time, rate  $CPI_i$
- ⑧  $CC(Freq) = \sum_{i=1}^n (CPI_i \times I_{CPI_i})$ ,  $CPI_{avg} = \sum_{i=1}^n (CPI_i \times \frac{I_{CPI_i}}{I_{total}})$
- ⑨ Best perf → execution time.
- ⑩ PL, compiler, algorithm → affects  $I_{CPI}$ ,  $I_{CPI}$ ,  $I_{CPI}$ , cc.time, cc.period
- ⑪ microarchitecture design →  $CPI_{avg}$
- ⑫ hardware implementation → tech, clock period.

ch. 2:

- ① RISC ⇒ reduced Instructions set computer. Fixed length, Fast execution, simple Functionality
- ② CISC ⇒ complex Instruction set computer. Variable length, slow, complex.
- ③ Design Principles
  - ① simplify Favors regularity
  - ② Smaller is Faster registers ↓
  - ③ good design demands good compromises
  - ④ rs → read from it rd → write on it
  - ⑤  $X_1$  → return address,  $X_2$  → SP  
 $X_3$  → global P,  $X_4$  → frame P,  $X_5$  → thread P  
 $X_5 - X_7$ ,  $X_{22} - X_{24}$  → temp,  $X_{10} - X_{11}$  → results/arg  
 $X_{12} - X_{17}$  → arg,  $X_9, X_{18} - X_{27}$  → saved

- ⑥ ld rd, offset(rs1) → From m → r ⇒ compute, read  
 sd rs2, offset(rs1) → From r → m ⇒ compute, write  
 $A[12] = h + A[8];$  A = X22, h = X21  
 ld X5, 0(x22)  
 add X5, X5, X21      sd X5, 46(x22)

- ⑦  $D = 3 - B_3$  ⇒ sub  $X_{10}, X_0, X_9$  make the common case  
 add:  $X_8, X_{10}, +3$  Fast 12 bit
- ⑧ Unsigned Binaries  
 $X = X_0 2^0 + X_1 2^1 + \dots + X_{n-1} 2^{n-1}$  ranges  $(0 \rightarrow 2^n - 1)$

- ⑨ signed magnitudes  $-(2^{n-1}) \rightarrow (2^{n-1}-1)$
- ⑩ 1's complement: range  $-(2^{n-1}-1) \rightarrow (2^{n-1}-1)$   
 $-X = \bar{X}$ ,  $X + \bar{X} = 2^n - 1$   
 $-X = 2^n - X - 1$



⑪ 2's complement:  $(-2^i) \rightarrow (2^i - 1)$

$X = X_0 2^0 + X_1 2^1 + \dots + X_{n-1} 2^{n-1}$


Most negative bit 1000...0000

$-X = \bar{X} + 1 = 2^n - X$   $X(\bar{X}) = 2^n$


⑫ Formats

opcode rd, rs1, rs2


① R-Format & add, sub




② I-Format: addi, ld, andi, ori, xori, slli, ldi, andi, ori, xori




③ S-Format: sd, sll, sllw, sllr, sllr



④ Shift Imm-Format: slli, sllw, sllr




⑤ SB-Format & Branch: sll, sllw, sllr




Target address = PC + imm \* 2

⑥ Uj-Format: jal, jalr



⑦ U-Format: lui, lui



$\bar{X} \Rightarrow$  xori X0, X10, 0xFFFF invert

And  $\rightarrow$  select some bits, clear others to 0

OR  $\rightarrow$  Set some bits to 1, leave others unchanged.

0 < X < Y  $\Rightarrow$  bgeu X20, X11, out of range

calling  $\rightarrow$  jal X1, (PC+4), return jalr X0, 0(X1)

push  $\rightarrow$  store, pop  $\rightarrow$  load

beg X0, X0, Exit  $\Rightarrow$  dal X0, Exit

2 digit, 1 memory: lbu rd, offset(rs1)


4 digit, 2 memory: lhu rd, offset(rs1)

8 digit, 4 memory: lwu rd, offset(rs1)


sb, rs2, offset(rs1)

sh, rs2, offset(rs1)

sw, rs2, offset(rs1)



0x FF BC 23 45 14 78 AE DB



String in C  $\rightarrow$  10 char + null char  $\Rightarrow$  128 bits (1 quad word)

String in Java  $\rightarrow$  (2 quad word = 256)

\* Range: Max offset for branch  $\pm 2K$  half word =  $\pm 4K$  bytes =  $\pm 1K$  instructions.

Max offset for jal  $\pm 512K$  half word = 1M bytes = 256K instructions

\* jalr: lui X20, 0x ABCD1

\* bne X10, X0, L2, jal X0, L1, L2, ...

lock (j)  $\Rightarrow$  add, X12, X0, 1

again lrd X0, (X20)  
bne X10, X0, again  
scd X11, (X20) X12  
bne X11, X0, again  
unlock  $\Rightarrow$  sd X0, 0(X20)