

الرقم الجامعي:

الاسم:

د. محمد عبد العجيد

د. وليد الدويك


آخر المدرس:

Problem 1. Solve the following short problems.

- a. Compute the GN cost of 5-to-32 decoder when implemented using decoder expansion.

$$\begin{aligned} \text{GN} &\rightarrow 101 \\ (48+2) + 5 &= 96 + 5 \\ = 101 & \end{aligned}$$

(5 points)



- b. Given a 6-to-3 low priority encoder with inputs D5-D0 and outputs A2-A0 and valid bit (V; write the Boolean equation for output A2.

$$\begin{aligned} A2 = & \overline{D_5 D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0} + \overline{D_5 \bar{D}_4 \bar{D}_3 \bar{D}_2 \bar{D}_1 \bar{D}_0} \\ - (2^6 - 1) = - (2^5 - 1) = -(2^4 - 1) = 111111 \end{aligned}$$

D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	V
X	Y	X	X	X	1	0	0	0	1
Y	Y	X	X	1	0	0	0	1	1
Y	Y	X	1	0	1	0	1	0	1
X	X	1	0	0	0	0	0	0	1
X	1	0	0	0	0	1	0	0	1
X	1	0	0	0	0	0	1	0	1


- c. Using 6-bits, the minimum negative number using Sign-Magnitude format is = (111111)<sub>2</sub>

- d. What is the decimal value of the 6-bits signed number (100111)<sub>2</sub> if it is represented using signed 2's complement format? (-25)<sub>10</sub>

$$\begin{array}{r} 011001 \\ -25 \\ \hline 100111 \end{array}$$

- e. What is the Boolean expression of output F in the figure below in terms of X and Y?

X	Y	F
0	0	0
0	1	1
1	0	1
1	1	0



$$F(X, Y) = \sum_m (1, 2) = \bar{X}Y + X\bar{Y}$$

$$F = X \oplus Y \oplus 0$$

$$\begin{array}{cccc} \bar{x} & y & \bar{s} & s \\ 0 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 \\ 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 1 \end{array}$$


**Problem 2.** A digital circuit receives 3-bit input  $A$  ( $A_2, A_1, A_0$ ) and produces 3-bit output  $Z$  ( $Z_2, Z_1, Z_0$ ). The behavior of the circuit is described in the table below. Formulate the truth table of the circuit. **(2 points)**

Don't derive the expression for the output and Don't design the circuit.

2




When $A \leq 4$	$Z = 4 - A$
When $A > 4$	Z is Don't Care

$A_2$	$A_1$	$A_0$	$Z_2$	$Z_1$	$Z_0$
0	0	0	1	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	0	0	1
1	0	0	0	0	0
1	0	1	X	X	X
1	1	0	X	X	X




**Problem 3.** Implement the following logic diagram using only NAND gates. The number of NAND gates should be minimum. **(2 points)**

2




**Problem 4.** Implement a 5-to-32 decoder using only the blocks given below. The 5-to-32 decoder has 5 inputs ( $A_4 A_3 A_2 A_1 A_0$ ) and 32 outputs ( $D_{31} D_{30} \dots D_1 D_0$ ). Make sure that you label all inputs/outputs and clearly show the connections of your design. (4 points)




**Problem 5.** Using only the components in the circuit below, implement functions  $F$  and  $G$  given by the following truth table. Make sure that you label all inputs/outputs and clearly show the connections of your design. (3 points)


W	X	Y	F	G
0	0	0	1	1
0	0	1	1	1
0	1	0	0	1
0	1	1	0	0
1	0	0	0	1
1	0	1	0	1
1	1	0	1	1
1	1	1	1	0




**Problem 6.** Using only the components in the circuit below, implement function  $F$  given by the following truth table. Make sure that you label all inputs/outputs and clearly show the connections of your design. (3 points)



**Problem 7.** Implement a 16-to-1 MUX using only the three 8-to-1 MUXes given below. The 16-to-1 MUX has 16 inputs ( $I_{15} I_{14} \dots I_1 I_0$ ) and 1 output (Y). Make sure that you label all inputs/outputs and clearly show the connections of your design. (3 points)



**Problem 8.** Given the following 6-bit adder/subtractor, answer the two questions below: (3 points)



- I. Assume that inputs A and B are unsigned numbers set to the following values:  $A = (011010)_2$  and  $B = (001100)_2$ . The Add/Sub control is set to 0. Accordingly, compute the sum bits  $S[5:0]$  and determine if there is an overflow or not.

$$\begin{array}{r} 011010 \\ + 001100 \\ \hline 100110 \end{array}$$

$$S_5 S_4 S_3 S_2 S_1 S_0 = 100110$$

Is there an overflow? No.

- II. Assume that inputs A and B are signed numbers in 2's complement format set to the following values:  $A = (110111)_2$  and  $B = (111001)_2$ . The Add/Sub control is set to 1. Accordingly, compute the sum bits  $S[5:0]$  and determine if there is an overflow or not.

$$\begin{array}{r} 110111 \\ + 111001 \\ \hline 111110 \end{array}$$

$$S_5 S_4 S_3 S_2 S_1 S_0 = 111110$$

Is there an overflow? No.

$X_0 X_1 X_2 \rightarrow Y_0 Y_1 Y_2$

Problem 9. Assume  $X$  and  $Y$  are 3-bit signed 2's complement numbers. Using only the following 5-bit ripple carry adders, and any number of inverters and XOR gates design a circuit that generates the following outputs:

(5 Points)

- 5-bit signed 2's complement number  $Z$ , such that:  $Z = Y + 2X$

- 1-bit output  $Q$ , such that:  $Q = \begin{cases} 1, & \text{when } Z \geq 7 \\ 0, & \text{when } Z < 7 \end{cases}$

2

You must show clearly all connections and labeling. Keep in mind that  $X$  consists of three bits:  $X_2 X_1 X_0$ ,  $Y$  consists of three bits:  $Y_2 Y_1 Y_0$ , and  $Z$  consists of five bits  $Z_4 Z_3 Z_2 Z_1 Z_0$ .

