


ORG  
DR.WALEED DWEIK  
KHALID ALNASER




POWER UNIT

## Eight great Ideas :

\* number of transistors per chip

### (A) Design For Moore's law



Start Simulations End

2019 2021

↳ non factoring

every 18-24 month.

[top500.org](http://top500.org) Supercomputer list

## Classes of Computers :

### (A) Super Computers

T Flop/sec


↓

Tera

↳ Floating point operation



© Make the common case fast



90% addition  
10% division

add (1 ns)  
divide (10 ns)

100 operation  $\left\{ \begin{array}{l} 90 \text{ add} \\ 10 \text{ divide} \end{array} \right.$

Time

$$CPU_0 = 90 \times 1 + 10 \times 10 = 190 \text{ ns}$$


$$CPU_1 = 90 \times 1 + 10 \times 5 = 140 \text{ ns}$$

$$CPU_2 = 90 \times 0.2 + 10 \times 10 = 118 \text{ ns}$$

\* الأفضل سرعة الـ Common Case حيث أن الـ time أقل


slide III

④ Performance via parallelism "التوازي"




لما نطبق مع بعض التوازي  
يقال الزمن

## [E] Performance via Pipelining



هيكلة يتكون قسماتها لمراحل وهيكل بتسرع مراحل العمل



كل ما نخلص مرحلة ونخرج للبريدنا بقدر نرجع نتخضع المرحلة الى قبل

## [F] Performance via Prediction

if (condition)

\* بصير انفسه عن طريق التنبؤ بدل ما استعمل الـ if  
بعضي كملول بتنبأ انه true


else

\* كلما زادت نسبة التنبؤ بتسفيد اكثر  
\* اذا كانت نسبة النجاح < 50% ناجحة


> 50% عالفاضي وسويك يفسر

50% عالفاضي


## [G] Hierarchy of memories



الـ Data بتتوزن بالترتيب من مكان




بياتي العالقة صارقة اسرع لانه باخذ الـ Data من الـ Main و Cache




Cost	Speed	Size	access time
↓	↓	↓	↓
decreases	decreases	Increases	Increases

**[14] Dependability via redundancy**




بشكل متكرر في نفس الموضع في حال خرابية وحدة  
CPU


**§ 1.3**



**[15]**



**Bit map:**



1 Screen Size

2 resolution

8-bit لكل البتة

R  
B

Pixel تكون من البتة


Bit map

Frame Buffer

(17) Capacitive يتسمح للوحدات يكتسب أكثر من مرة مع بعضه

(18) Processor AS ال

(19)



لا يكون ال cache جوا ال Processor يكون اسرع زي AS

(20)

Dual core ال Core 2 ال Core 2 Arm core ال Data-path ال graphics

(21)

Cache : Static RAM ال 6-inverters ( اسرع )

Main memory ال Dynamic RAM ال Power أكثر ال on capacitor  
 Main

Non volatile ال System ال Data ال

(22) HDD ال Flash زي ال SSD ال Magnetic زي ال

لديهم يجمعوا ان ال اسرع واللازم نحفظ ال درج

(23)

**(25) Defining Performance**

- \* حسب عدد الرصاص
- \* Full job Done
- \* Speed
- \* Speed of الرصاص

**(26)**

Response (execution) (Elapsed) (wall clock) time


الوقت الذي يستغرقه task من وقت تشغيله على Computer  
 google → Search

Throughput

عدد المهام التي يتم تنفيذها في وحدة الزمن

Data center

task 10 ns (2) through put 60 task/60ns



**(27)**

Performance =  $\frac{1}{\text{Execution time}}$  عدد المهام

X is n-times faster than Y

$$\frac{\text{Performance } X}{\text{Performance } Y} = n = \frac{ET_Y}{ET_X}$$



$$\text{CPU A} = 10 \text{ sec}$$

$$\text{CPU B} = 15 \text{ sec}$$

$$\text{ETA} \leftarrow \frac{\text{ETB}}{\text{ETA}} = \frac{15}{10} = 1.5$$

A is 1.5 times faster than B

$$\frac{\text{Performance A}}{\text{Performance B}} = \frac{\frac{1}{5}}{\frac{1}{15}} = \frac{15}{5} = 3$$

A is

28 idle time يكون البرنامج يستعمل

$$\text{System performance} = \frac{1}{\text{ET}}$$

هو الزمن لكل اشي مع ال memory  
وال CPU و I/O

CPU Time يكون زمن ال CPU مع ال OS في  
موجود فيه ممكن ال CPU يحتاجه

CPU Time هو ال (CPU) بينه ال ال

System CPU Time هو ال ال CPU يحتاج ال OS

$$\text{CPU Performance} = \frac{1}{\text{User CPU time}}$$

$$\text{CPU Time} = 10 \text{ ns}$$

User CPU  
time  
7 ns



System CPU time  
3 ns

CPU Sequential System

$C = 97b$

$D = C \times e$

System Call X



clock cycle time = Clock Period =  $250 \text{ ps}$   
 $= 0.25 \text{ ns} = \frac{1}{F} = \frac{1}{4 \times 10^9} = 0.25 \times 10^{-9} = 0.25 \text{ ns}$

clock frequency = number of cycles per second

clock rate =  $F = \frac{1 \text{ Sec}}{250 \times 10^{-12} \text{ Sec}} = \frac{10^{12}}{250} = \frac{1000 \times 10^9}{250} = 4 \times 10^9 \text{ Hz}$


30

الوقت الذي يستغرقه =  $4 \text{ GHz}$

user CPU time = CPU clock cycles X clock cycle time

$= \frac{\text{CPU clock cycles}}{\text{clock rate (F)}}$

user CPU performance =  $\frac{1}{\text{user CPU time}}$



$$31) F_A = 2 \text{ GHz}$$

$$\text{CPU time A} = 10 \text{ seconds}$$

$$\text{CPU time B} = 6 \text{ sec}$$

$$\text{CPU clock cycles}_B = 1.2 \times \text{CPU clock cycles}_A$$

$$F_B = ??$$

$$\text{CPU time} = \frac{\text{CPU clock cycles}}{\text{clock Rate}}$$

$$10 = \frac{\text{CPU clock cycles}_A}{2 \times 10^9}$$

$$\text{CPU clock cycles}_A = 20 \times 10^9 \text{ cycle}$$

$$\text{Cycle time}_A = \frac{1}{F}$$

$$0.5 \text{ ns}$$

$$\text{Cycle time}_B = \frac{1 \text{ ns}}{4} = 0.25 \text{ ns}$$

$$\text{CPU clock cycles}_B = 1.2 \times \text{CPU clock cycles}_A$$

$$1.2 \times 20 \times 10^9$$

$$= 24 \times 10^9 \text{ cycle}$$

$$6 = \frac{24 \times 10^9}{\text{clock Rate}_B}$$

$$\text{clock Rate}_B = \frac{24 \times 10^9}{6} = 4 \times 10^9 \text{ Hz}$$
$$4 \text{ GHz}$$

$$\text{Performance}_B = \frac{\frac{1}{6}}{\frac{1}{10}} = \frac{10}{6} = 1.67$$

B is 1.67 times faster than A

B is 67% faster than A


$$\text{CPU clock cycles} = \text{Instruction Count} \times \text{Clock Per Instruction}$$

$$= IC \times CPI$$

$$\text{CPU time} = \text{clock cycles} \times \text{Clock cycle time}$$

$$\text{CPU time} = IC \times CPI \times \text{clock cycle time}$$

$$= \frac{IC \times CPI}{\text{Clock Rate}}$$



IC: Program, ISA, Compiler

\* multiply & add \* C = a + b + d ;

← MAD: 1 instruction

multiply & add: 2 instructions

هوت صار اكثر


\* C = a \* 3 ;  
↓ compiler

Assembly compiler 1 : add C, a, a


add C, b, a

Compiler 2 : multiply C, a, 3


\* Sorting 3, 4, 7, 0, 7, 5



CPI =  $\frac{\text{Cycle}}{\text{Instruction}}$



Single Cycle CPU



add 5ns CPI = 1  
multiply 20ns

Multi-cycle CPU




add 1 cycle  
multiply 4 cycles

$$CPI = \frac{1+4}{2} = 2.5$$

33

$$\begin{aligned} \text{CPU time} &= \text{CPU clock cycles} \times \text{Clock cycle time} \\ &= IC \times CPI_{avg} \times \text{clock cycle time} \end{aligned}$$



$$\begin{aligned} \text{CPU time}_A &= ICA \times 2 \times 250 \times 10^{-12} \\ &= 500 ICA \times 10^{-12} \end{aligned}$$

$$\begin{aligned} \text{CPU time}_B &= ICB \times 12 \times 500 \times 10^{-12} \\ &= 600 ICB \times 10^{-12} \end{aligned}$$

$$\frac{\text{CPU time}_B}{\text{CPU time}_A} = \frac{600 \times ICB \times 10^{-12}}{500 \times ICA \times 10^{-12}} = 1.2$$

A is 1.2 times faster than B

A is 20% faster than B

34

Instr	add	Mul	load
CPI	5	10	20
Relative Freq	50%	20%	30%

IC // 6

IC 5 2 3

$$\frac{Ic_i}{IC_{total}} = \frac{5}{10}$$

$$= 0.5$$

Arithmetic Average CPI =  $\frac{5 + 10 + 20}{3} = 5 \times \frac{1}{3} + 10 \times \frac{1}{3} + 20 \times \frac{1}{3}$

$$= 11.67$$

Weighted Average CPI =  $5 \times 0.5 + 10 \times 0.2 + 20 \times 0.3$

$$= 2.5 + 2 + 6 = 10.5$$

$$CPI_{avg} = \frac{\sum_{i=1}^n CPI_i \times ICI_i}{IC_{total}}$$

Ans  $CPI_{avg} = \frac{CPU \text{ clock cycles}}{IC_{total}}$

$$CPU \text{ clock cycle} = IC_{total} \times CPI_{avg}$$

$$= IC_{total} \times \frac{\sum_{i=1}^n CPI_i \times ICI_i}{IC_{total}}$$

$$CPU \text{ clock cycles} = \sum_{i=1}^n CPI_i \times ICI_i$$

جواباً على CPU clock cycles : ??

$$CPU \text{ clock cycles} = IC_{total} \times CPI_{avg}$$

$$= 10 \times 10.5$$


$$= 105$$

or

$$CPU \text{ clock cycles} = 5 \times 5 + 10 \times 2 + 20 \times 3$$

$$= 25 + 20 + 60 = 105$$

35



CPU clock cycles

$$\text{CPU time seq1} = \overbrace{IC_{\text{total}} \times \text{CPI}_{\text{avg}} \times \text{clock cycle time}}^{\text{CPU clock cycles}}$$

$$= (\sum \text{CPI}_i \times \text{IC}_i) \times \text{clock cycle time}$$

$$\text{CPU clock cycles seq1} = 1 \times 2 + 2 \times 1 + 3 \times 2 = \boxed{10}$$

$$\text{CPI}_{\text{avg seq1}} = \frac{10}{5} = \boxed{2}$$

لذا كانتنا ال

$$\text{CPU clock cycles seq2} = 1 \times 4 + 2 \times 1 + 3 \times 1 = \boxed{9}$$

$$\text{CPI}_{\text{avg seq2}} = \frac{9}{6} = \boxed{1.5}$$

Hardware

$$\text{CPU time} = \boxed{\text{CPU clock cycles}} \times \text{clock cycle Time}$$

$$\text{CPU time} = \boxed{\text{IC} \times \text{CPI}_{\text{avg}}} \times \text{clock cycle time}$$

$$\text{CPU time} = \boxed{\sum_{i=1}^n \text{IC}_i \times \text{CPI}_i} \times \text{clock cycle time}$$


$$\text{IC} \times \text{CPI}_{\text{avg}} = \sum_{i=1}^n \text{IC}_i \times \text{CPI}_i \rightarrow \boxed{\text{CPI}_{\text{avg}} = \sum_{i=1}^n \text{CPI}_i \times \frac{\text{IC}_i}{\text{IC}}}$$

$$\text{CPI}_{\text{avg}} = \frac{\text{CPU clock cycles}}{\text{IC}}$$

↓  
relative frequency

\* Same ISA + Same compiler → Same  $\text{IC}_i$  & Same  $\text{IC}_{\text{total}}$

\* Same hardware (CPU) → - Same clock cycle time (clock rate)  
= Same CPI



36

$$\frac{\text{Perf}_1}{\text{Perf}_2} = 2 = \frac{\text{CPU time}_2}{\text{CPU time}_1} = \frac{\text{CPU clock cycles}_2 \times \text{clock cycle time}_2}{\text{CPU clock cycles}_1 \times \text{clock cycle time}_1}$$

$$= \frac{\sum_{i=1}^n \text{IC}_i \times \text{CPI}_i}{\sum_{i=1}^n \text{IC}_i \times \text{CPI}_i}$$

$$2 = \frac{\sum_{i=1}^n \text{IC}_i \times \text{CPI}_i}{\sum_{i=1}^n \text{IC}_i \times \text{CPI}_i} = \frac{2 \times 1 + 1 \times 2 + 2 \times 3}{1 \times 1 + 2 \times 2 + 4 \times 3}$$



$$\text{CPU time} = \text{IC} \times \text{CPI}_{\text{avg}} \times \text{clock cycle time}$$

$$= \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{clock cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{cycles}} = \text{Seconds/Program}$$

$$\text{CPI}_{\text{avg}} = \frac{\text{CPU clock cycles}}{\text{IC total}}$$

# Chapter 2

## IC Risc > IC cisc

RISC

Fixed length

Simple functionality

fast execution

CISC

Variable length


complex functionality

Slow execution

(5)

3 operands

Sources



destination

ما يربط بين 3 ارقام (التي يكونها 3 operands) ويجعل تخزينها في الذاكرة

add a, b, c → a = b + c

a = b + c + d + e ;

↓ compiler

add a, b, c → a = (b + c) ;

add a, a, d → a = (a + d) ;

add a, a, e → a = a + e ;

بعض زوايا ال operands

يكون destination, source

RISC-V → regularity

ممكن ان يكون 3 operands

destination, source, source


```

(6) add t0, g, h
    add t1, i, j
    sub f1, t0, t1   و F = t0 - t1   الترتيب مع
  
```

و يمكن هكذا

```



add f1, g, h
sub f1, i, j
sub f1, f1, j
  
```



```

add C1, a, b      add X5, X71, X5
                  destination Source
                  "write" "read"
                  ↓
                  32-bit
  
```

Register file



8-bit ≡ byte  
 32-bit ≡ word  
 64-bit ≡ double word


استخدمنا (5) عتاز يكون 32 و هذا ما ينادى كتر فيفضل لا Instruction bit صبح با عتاز نقر

مثلا لو كان وحدة اخذت 5 Bit و X5, X71, X5 هي صبح Bit 15 جعل 17 لا 32 يعني Instruction 128 = 2<sup>7</sup>



```

(9)  add X5, X20, X21    0B  add X19, X20, X21
      add X6, X22, X23    Sub  X19, X19, X22
      Sub X19, X5, X6      Sub  X19, X19, X23
  
```

load memory → Register (Reading from memory & writing to the RF)



Store ≡ (Reading from RF & writing to the memory) Register → memory



اول ال bit يكون

$$\text{Actual memory Address} = \text{base address of the Array} + (\text{index} \times \text{size})$$

$$16 + \text{index} \times 8$$


$$\text{Array B[1]} \rightarrow = 16 + 1 \times 8 = 24$$

little endian      بنقلها من ال آخر

load (destination)

LD X28, 32, (X18)


(index + size) offset base register (base address is 32)



(X28) ← Memory [32 + (X18)]

store (source)


SD X28, 32, (X18)



Memory [32 + (X18)] ← (X28)

\*\* III Review

Memory is byte addressable



$(X28) \rightarrow$  RF  $\leftarrow$  address of Memory  $\leftarrow$  CPU  $\leftarrow$  8-bit wide  
 offset  $\uparrow$  base register  
 $LD\ X28, 32, (X18)$   
 $32 + (X18) \rightarrow = 36$

$X_{28} \leftarrow \text{Mem}[\text{offset} + (\text{base register})]$

$X_{28} \leftarrow \text{Mem}[\text{offset} + (X_{18})]$

Store list

SD  $X_{28}, 32(X_{18})$

$\text{Mem}[\text{offset} + (X_{18})] \leftarrow (X_{28})$

\* Write an instruction that reads the memory starting from address 8 & write the data into register X17?


LD  $X_{17}, 8(X_0)$

$[0] = X_0$  و اليا بتكون قايمة

$[8] = 0 + 8$  في اليا بتكون قايمة


(13)

$$g = h + A[8]$$



LD  $X_5, 64(X_{22})$

ADD  $X_{20}, X_{21}, X_5$




load double

offset = index \* (Size in bytes)

index \* 8

Memory address = (base address register) + (index \* Size) (in byte)



\* (لا تكبر ال Array) كالمسألة


Store (لا) كالمسألة Store

(14)

$$A[12] = h + A[8]$$

```
LD X6, 64(X22)
add X6, X6, X21
```

```
SD X6, 96(X22)
```



$$g = A[8] - h$$

لو طبقنا كما سطر اليمين فكل

```
Sub X22, X6, X21
```

```
X6 ← X6 - X21
```

(load A[8])

بتنويج قيمة ال load

ويجاء ال load كأنه 0

(16)


تأخر Immediate Operands

```
B = A + 4 ⇒ addi X21, X20, 4
```

$$2^{11} - 1 = 2047$$

$$-2^{11} = -2048$$

أكثر من ذلك بالطريقة تانية



$$D = B - 3$$

```
addi X8, X7, -3
```

$$X7 + (-3)$$

لو كان

$$D = 3 - B$$

لا يجوز ال load

Addi

$$D = 3 - B$$

$\downarrow$                        $\downarrow$   
 $x8$                        $x9$


Sub  $X_{10}, X_0, X_9$  ← (-B)  
 & addi  $X_8, X_{10}, X_3$

load  $dx$ :  $2^i$  من  $i$  إلى  $i+1$

(18)

$$\text{Value} = \sum x r^i$$

$$\text{value} = 1 \times 2^2 = 4$$



$$1 \dots 1 = 2^n - 1$$

$$x5 = b_{63} \dots b_2, b_1, b_0$$

$$= b_{63} \times 2^{63} + \dots + b_1 \times 2^1 + b_0 \times 2^0$$

$$1111 = 2^4 - 1 = 15$$

3 2 1 0

(20)


إذا صار نتيجة overflow هو يخطأ لعل

(21)

ال Sign bit هي ال Most s

addi , , -4

addi , , +4



0 0 0 1 (+)

Sign-mag 1 0 0 1 (-)

1's comp. 1 1 1 0 (-)

$$1 \ 1 \ 1 \ 1 \rightarrow 2^n - 1$$

أو جمعنا الموجب مع السالب ب 1's

$$x + (-x) = 2^n - 1$$

ال Sign Bit في كانوا يخطؤها في السالبة وفي يخطؤها في السالبة

① Sign-magnitude

$$\begin{array}{r} 0 \ 1 \ 0 \ 0 \\ + \quad \quad 4 \end{array}$$

$$\begin{array}{r} 1 \ 1 \ 0 \\ \underline{\quad \quad} \end{array}$$

② 1's complement

③ 2's complement

المتكافئ بال Magn و 1's الة العن الة تمثيلها



**23** 2's complement

$b_{n-1} \dots b_1 b_0$

Value =  $b_{n-1} \times 2^{n-1} + \dots + b_1 \times 2^1 + b_0 \times 2^0$

Pos. أكبر  $0 \ 1 \ 1 \ 1 \ \dots \ 1 = 2^{n-1} - 1$   
 $0 \ 0 \ 0 \ 0 \ \dots \ 0$

neg. أكبر  $1 \ 0 \ 0 \ 0 \ \dots \ 0 = -2^{n-1}$

$(1111)_2 = (-1)_{10}$

$1 \times 2^0 + 1 \times 2^1 + 1 \times 2^2 + 1 \times 2^3 = 1 \times 2^3$

$1 + 2 + 4 + 8 = \boxed{-1}$

حاجبنا بطرح 1 من الرقم من عدد ال (1)

+16  $00010000$   
 -24  $11101000$   
11110000  
 -8

فيكون ال 0 تمثيل واحد ال zero

**26** 2's complement

1 1's complement الطريقة العادية

2 انا 1

$X + \bar{X} = 111 \dots 1 = 2^n - 1$

$= -1$

$X + \bar{X} = -1 \rightarrow \boxed{-X = \bar{X} + 1}$

1's comple

negation اذا بيننا تحولنا من + الى -

الوضع مع سالبه

$X + (-X) = 2^n$

$X + (\bar{X} + 1) = (X + \bar{X}) + 1$

$111 \dots 1 + 1$

$0 \dots 0000 = 2^n$

-2: (1 ... 1111 0)64  
 +2: 0 ... 0000 10

**(27) Sign Extension**

Unsign كان

Zero كان

كان Sign كان

Sign bit كان

Notes

\* add, sub X2, X2, X2

load/store X2, offset (X2)


addi X5, X10, 5 → bit 12 كان  
 ↓ 64 bit    ↓ 12 bit

كان يقدر يعمل addi Sign كان extension

**(28) § 2.6 Representing Instructions**

- \* 32-bit كان
- \* Format كان
- \* Regularity → كان

30 R-format : register-format





$2^7 = 128$   
instruction

destination  
Instruction

add X6, X5, X7  
rd rs1 rs2

opcode + Funct3 + Funct7  
 $2^{17}$  instruction


+



31) 4-bit 15 Register Machine Assembly  
 octa- ...


Assembly ...

(015A04B3)<sub>16</sub>





add X9; X20, X26

32) 1-Format






... ..

addi, Ld → Sign number  
 addi rd, rsi, imm → 12-bit  
 Ld rd, offset(rsi)  
 12-bit      64-bit




± 2048 (51) 256 double words

33 S-Format



S-Format  $\rightarrow$  SD

Regularity is about instructions 3 11



34 add } Funct7  $\rightarrow$  sub, and, or, xor, slt, sltu, sll, sllv, srl, srlv, sra, srav, srli, srliw, srai, sraiw, srai, sraiw, sll, sllv, srl, srlv, sra, srav, srli, srliw, srai, sraiw, sll, sllv, srl, srlv, sra, srav, srli, srliw, srai, sraiw

sub

35  $A[30] - h + A[30] + 1$

$8 \times 30$

ld x9, 240(x10)

add x9, x21, x9

addi x9, x9, 1

sd x9, 240(x10)

\* [38] Shift Immediate Operations

Shift left logical "Slli"

Shift right logical "Srlr"

Slli discussion

Srlr discussion


Ex \* Slli X6, X5, 10

X5 = 0 --- 000010 <sup>64-bit</sup>

← رج يتحرك X6 ف X5 ما يتغير  
قيمته

X6 = 00100000000000

2<sup>10</sup> = 2048



\* أكثر شيء بتقدر اعطاه ال shift 63 لأنه أكثر من الليك يصير الرقم صفر و احنا عننا طرق تخلي صفر زي add X, Xor X

\* ال shift left اذا بونا ما بتأثر كالتجارة لازم يكون الرقم صفر انا صيكن تتغير ال bit

Slli 10000000 ← 0

Slli 1111--0 ← 0

Shift right اذا كان Positive لا بتأثر bitه اما اذا كان negative

Srlr 0

Srlr 1

اما اذا كان الرقم Unsigned كادي استخدم Shift right زي ما بيلو

39

and <sup>rs2</sup>  
Immediate → 0x FFF  
||||| ||| |||

or <sup>rs2</sup>  
Immediate → 0x FFF  
↳ <sup>b</sup> <sub>by rs2 source</sub>

41 XOR I-format

1 ⊕ 1 = 0

1 ⊕ 0 = 1

0 ⊕ 0 = 0

0 ⊕ 1 = 1

X10 =                     10

1's comp. →

----- |||| ||||  
                    01

\* Store 2's complement register X7 in X5

Sub X5, X0, X7

↳ 2's complement is 0

OR

Xori X5, X7, 0xFF

addi X5, X5, 1

42 Conditional Operations

branch equal (beq)

beq rs1, rs2, label

rs1 = rs2

L1  
Exit  
loop  
:

branch not equal (bne)

43

f, g, h, i, j  
 ↓ ↓ ↓ ↓ ↓  
 x19 x20 x21 x22 x23

```

beg x22, x23, IF → F = g+h
Sub x19, x20, x21
beg x0, x0, Exit
IF: add x19, x20, x21
Exit:
  
```

44

```

bne x22, x23, Else → F = g-h
add x19, x20, x21
beg x0, x0, Exit
Else: Sub x19, x20, x21
Exit:
  
```

44

while (save[i] == k)

i++

i = x22

k = x24

base (array) x25

(i \* 8) load i \* 8

check vs k ==

32 bit

$$8 * i + x_{25}$$

$$x_{10} + x_{25}$$

beg x9, x24, Cont

beg x0, x0, Exit

Cont: addi x22, x22, +1

beg x0, x0, loop

Exit:

loop: slli x10, x22, 3

add x10, x10, x25

ld x9, 0(x10)

bne x9, x24, Exit

addi x22, x22, +1

beg x0, x0, Loop

Exit:



45) blt: branch if less than

bge: " " greater than or equal

Ex

blt x23, x22, L1

or

$a > b \rightarrow a < b$

البرامجيات beg x0, x0, Exit

bge x23, x22, Exit

$a > b \leftarrow \text{addi } x22, x22, +1$

L1: addi x22, x22, 1  $\rightarrow a > b$

Exit: -

Exit! -

46

blt u, bge u  
Unsigned

47

size = 10

ACD

0 - 9

هون الكمبيوتر  
بده يتأكد انه ان  
بين ال size الي هو

0-9

$0 \leq i < \text{size}$

bge u, x20, x11, outof bounds

بداية  
بناظر نستخرج

مكان اختيار اول حرف

x20: 1

x11 = 0  $\rightarrow$  دايبا

ممكن بغير متحفا

bge x20, x0, L1

beg x0, x0, handle(out of bounds)

L1: blt x20, x20, L2

beg x0, x0, handle(outof bounds)

L2: -

48

$i = X5$

base address of Save in  $X20$

For ( $i = j$ ;  $i < 10$ ;  $i++$ )

Save( $i$ ) = Save( $i$ ) \* 2

memory address = base + offset

base + index \* size

base + index \* 8

$2^3$

add  $X5, X0, X0$

addi  $X6, X0, #10$

loop: bge  $X5, X6, Exit$

Slli  $X7, X5, 3$

add  $X7, X0, X7$

ld  $X9, 0(X7)$

Slli  $X9, X9, 11$

sd  $X9, 0(X7)$

addi  $X5, X5, 1$

beg  $X0, X0, loop$

Exit:

Switch( $n$ )  $\rightarrow$   $X20$

if ( $n == 1$ )

addi  $X5, X0, 1$

else if ( $n == 2$ )

bne  $X20, X5, l2$

else

(break) beg  $X0, X0, Exit$

l2: addi  $X5, X0, 2$

bne  $X20, X5, Else$

beg  $X0, X0, Exit$

Else:

Case 1: break

Case 2: break

default: break


300 = 3 \* 100 = 2 instruction

Switch(100) (is)

Instruction memory

Data memory

if (n == 1)



49

beg (S1, rS2, label)

No branch targets ← address of the target instructions  
 به اول این بهر

§2.8 50

```

int Sum(int a, int b)
{
    return a + b;
}
    
```

① transfer → return a + b → a > b register = لايقين  
 ① Place parameters


```

int Sum(int a, int b)
{
    int total; → ③ acquire storage
    total = a + b;
    return total; → ④ return
}
    
```

5) jump and link (jal)

jal rd, label  
↓  
X1

address	Instruction	Notes
0	add	
4	Sub	return value
8	Ld	بيخوة الـ address + 4
12	jal X1, Sum	X1 = 16
16	---	



Jump and link register (jalr)

jalr rd, offset(rs)

① (rd) ← PC+4 of "jalr"

② (PC) ← offset + (rs)

address	Instruction	Notes
0	add	Sum ---
4	Sub	فيها 16 و offset = 0
8	Ld	16
12	jalr X1, Sum	16 ← offset [PC] jalr X0, 0(X1)
16	---	

Unconditional branch

بغادلو بعد


beg X0, X9, Exit ≡ jal X0, Exit

[52]

Stack : last in first out  
"LIFO"

Push → store

Pop → load



اذا اديتينا نقرأ اشئ من ال Stack pointer

Push  
SD r<sub>s2</sub>, offset (X<sub>2</sub>)

Pop ← LD (SP)

[53] leaf

اسم leaf (دقي لا ياكل واحد بعده)

24 = 3 \* 8  
دنا نزل (⊕) خزنم و

Procedure

Push  
X<sub>10</sub>, X<sub>5</sub>, X<sub>6</sub>

```

addi SP, SP, -24
SD X20, 16(SP)
SD X5, 8(SP)
SD X6, 0(SP)


```

operation

```

add X5, X10, X11
add X6, X12, X13
sub X10, X5, X6

```




الصفحة التانيه ↓

```

pop
  addi x10, x20, 0
  ld x20, 16(SP)
  ld x5, 8(SP)
  ld x6, 0(SP)

```



```

  addi SP, SP, 24 ->
  jalr x0, 0(x1)

```

هنا يرجع ال Pointer  
لمكان الاصل

تحتاج ال stack ال Save ال  
temporaries ال load و store  
بعض ال

تغير ال

```

  addi SP, SP, -89
  sd x20, 0(SP)

```

```

  add x5, x10, x11
  add x6, x12, x13
  sub x7, x5, x6


```

```

  addi x10, x20, 0
  ld x20, 0(SP)
  addi SP, SP, 8
  jalr x0, 0(x1)

```

Main:



```

0 addi x10, x0, 7
4 addi x11, x0, 5
8 addi x12, x0, 3
12 addi x13, x0, 6
16 jalr x1, leaf example


```

$n = 5$

$fact(5) = 5 \times 4 \times 3 \times 2 \times 1 = 120$

$fact(1) = 1$

$fact(0) = 0$



58

Fact: 20 addi sp, sp, -16

24 sd x10, 0(sp)

28 sd x10, 8(sp)

32 addi x5, x0, 1

36 bge x10, x5, Else

40 addi sp, sp, 16

44 addi x10, x0, 1 → كان الـ return هو x10

48 jalr x0, 0(x1)

52 Else: addi x10, x10, -1

56 jalr x1, fact

60 addi x6, x10, 0

64 ld x11, 0(sp)

68 ld x10, 8(sp)

72 addi sp, sp, 16

76 mult x10, x6, x10

80 jalr x0, 0(x1)

يقدر انقل عدون  
لا Else -6

x10 x5  
 $n < 1$

علا: 10 و x10 sd

بال فلر رج يتخبر قيمه

(التنين)

لما الرج ارجع هون رج يكون القيمة مخزنه بـ x10 = fact(n)


$n - 17, 0$

بال الـ 16 عمل

\* اذا كان  $mulen$  ابيت  $x1$  مخزنه

Virtual Address Space

61



ld gp, gp  
 with gp is 2" to 2"-1  
 مكان (الكبر) اقله (+) و (-)

62

Nan leaf


لجزم الجزا ال X1 ←

```

Sum: 40 addi sp, sp, -8
      44 sd x11, 0(sp)
      48 bge x0, x10, Else
      52 add x11, x11, x10
      56 addi x10, x10, -1
      60 jal x11, Sum
      64 beq x0, x0, Exit
Else: add x12, x11, x10
Exit: ld x11, 0(sp)
      addi sp, sp, 8
      jalr x0, 0(x11)
    
```

التيهه ليه بجمع بعينه بقره

X10 = 3  
 X11 = 0  
 X1 = 12



```

Main: 0 addi x10, x0, 3
      4 addi x11, x0, 0
      8 jal x11, Sum
      12 add x12, x12, 0
    
```



602 iteration

```

long long int Sum(long long int n, long long int acc)
while (n > 0)
{
    acc = acc + n;
    n = n - 1;
}
return acc;


```

```

Sum:   bge X0, X10, Exit
       add X11, X11, X10
       addi X10, X10, -1
       beq X0, X0, Sum == jal X0, Sum
Exit:  add X12, X12, X0
       jalr X0, 0(X1)

```

- 65 1) 1b = long byte (8-bit)
- 2) 1h = long half word (16-bit)
- 4) 1w = " word (32-bit)
- 8) 1d = " doubleword (64-bit)



Sb  
Sh  
Sw  
Sd

(S2, offset (psi))

0x FFBC23451978AEDB

Sh - 33

Sb 32

0x19

0x78

0xAE

0xDB

[46]

100010001000 → 64-bit

16 x 8 = 128-bit

11 x 8 = 88-bit

40-bit

67 Strcpy: addi sp, sp, -8

sd x19, 0(sp)

addi x19, x0, 0

y[i]

↓  
1 \* 6 + base address  
↓  
char

loop: add x5, x19, x11

lbu x6, 0(x5)

and x6, x19, x10

sb x5, 0(x6)

Lbu  $\rightarrow$  char to int

beg x5, x0, Exit

addi x19, x19, 1

jal x0, loop


Exit: ld x19, 0(sp)

addi sp, sp, 8

jalr x0, 0(x1)

Copy  $\rightarrow$   $y[i]$   $\rightarrow$   $x[i]$

69 & 2.10




$-2^{12}$  to  $(2^{12}-1)$

$x_{10} \rightarrow$  32 bit  
 $x = 0x73CD14AF$

32  $\rightarrow$  ما تربط له بوضع 12 وانما لنا 32  $\rightarrow$  addi x20, x0, 12 (12 bit)


load upper immediate (lui)



$$X = 0x73CD14AF$$

$$X = 0x73CD18AF$$

← هون زاد ال (D) مكان بطالع



73CD18AF

lui X20, 0x73CD1

addi X20, 0x4AF

X20: 0x00000000 73CD14AF

ل (D) Comp: ان هون زاد ال (D) مكان بطالع

\* lui X10, 0xABCDE



$$X_{10} = 0xFFFFFFF ABCDE 0x000$$

\* addi X10, X10, 0x825

$$0xFFFFFFF FFFF 0x825$$

$$X_{10} = 0xFFFFFFF ABCDD825$$

6.  $rs_1, rs_2, (imm)$



target address = PC of branch + immediate X 2


بفرجه (2) الى ال loop

0 loop:  
 4  
 8  
 12  
 16 beg x0, x0, -8  
 → 16 + -8 \* 2 = 0

0 loop  
 4  
 8  
 12  
 16  
 20 beg x0, x0, loop




target address = PC of branch + immediate \* 2  
 0 = 20 + immediate \* 2  
 imm = -10

$(-10)_{10} = (1111\ 1111\ 01\ 10)_2$




loop 20 + -10 \* 2 = 0

لما يكون ال target قبل ال instr. بضيف سالب اذا بوجي اسر من ههنا  
 كذا 5 وينفرجه ؟ وينتج سالب



most 11 bits take 100 bits is 10

Sign ex. 11 bits



Jal X0, loop

Target = PC + immx2

branch  $\Rightarrow -2^{19}$  to  $(2^{19}-1)$  halfwords  
 $-2048$  to  $2047$  halfwords  $\rightarrow -4096$  to  $4094$   
 $\pm 4k$  bytes  
 $\pm 1k$  instr. (word)

Jal  $\rightarrow -2^{19}$  to  $(2^{19}-1)$  halfwords  
 $-512k$  to  $512k$

(74)

Exit  $80024 = 80012 + \text{imm} \times 2$   
Exit = 6

loop  $8000 = 80020 + \text{imm} \times 2$   
imm = -10

75

branch

jal

jal r rd, offset (rs)

Target address = offset + (rs)
64-bit

PC = 0

0x 0000 0000 ABCD 1230

lui x20, 0xABCD

lui x20, 0xABCD

addi

jalr x0, 0(x20)

jalr x0, 0x230(x20)


jalr

beq x10, x0, L1


down arrow

bne x10, x0, L2

jal x0, L1



Shift



لما التين قرأوا مع بعض طلب القيمة (1) على لزم (2) لانه التين قرأوا البداية  
 و صر لزم كالسور هيك بطلع (3) فلانم (4) (5) (6)

عشان ان ME Region بترتبط بـ lock() و unlock() هيك كل واحد بيتن التاني

بخطي ان Value = 1 لما يكون lock ولما يبطل بتصير lock=0 هيك بطل lock

(Atomic)

ان عليه ان check من ان Value بيتبين ان Single بيتن ان CPU بتوف اذا  
 lock=0 انا اذا كانت 0 بطلت بخلها (1) وهيك صار lock واحد واحد بيتبين  
 بتوف (2) فينا busy



79

LD rd, (rs1)  $\rightarrow$  (rd)  $\leftarrow$  Memory[(rs1)]

SCLD rd, (rs1), (rs2)  $\rightarrow$  Memory[(rs1)]  $\leftarrow$  (rs2)

(rd) = 0  
Success

(rd) != 0  
(Fail)

يكون في Processor تاريخ في ال rd وال SCLD متزامن

Memory

address

Processor

(rs1)

P1

(rs1)

P2

Swap (X20)  
(X23)

Swap X23, (X20)

```

0 Loop: LD X10, (X20)
5 SCLD X11, (X20), X23
5 bne X11, X0, loop (Fail)
6 addi X23, X10, 0

```

atomic  $\rightarrow$

2

4

7

8

address

Processor

(X20)

P1

X20

P2

لما يجي يعطل (3) راجد يلاقي تمتين وهيلدا يزيلا فيجوز فيجوز

الرمز نفس المكان يستلزم X20/P1 هيك لما يجي ل (4)

صارنا ترتيب لانه بس واحد X20/P2

80

Lock ( ) ;   
 address of variable lock is in (X20)

addi X12, X0, 1

loop: Ld X10, (X20) < 1

Scd X11, (X20), X12

bne X11, X0, loop

bne X10, X0, loop

Ld X19, 64(X0) }  
addi X19, X19, 1 }  
St X19, 64(X0) }

MF  
Region

Unlock ( ) ;


lockid = 0

St X0, 0(X20)


lock	1
------	---

جزبط هيك لانه هيك  
بشك اول اذا طلع  
من ناحية خالص

3





7




64-bit Ripple Carry adder

$$\begin{aligned}
 \text{sub } |S| & \\
 A - B &= A + (-B) \\
 &= A + (\bar{B} + 1) \\
 &= A + \bar{B} + 1
 \end{aligned}$$



8




الجزء من 64 وارسا (15)

1-bit ALU Slice

أو الي بالسلايد (9)

Function	Ainvert	Binvert	Cin	operation
and	0	0	X	00
or	0	0	X	01
add	0	0	0	10
sub	0	1	1	10
slt				



10) Set if less than

Slt rd, rs1, rs2

if rs1 < rs2

rd = 0x00000000

else

rd = 0xc0000000



$rs1 - rs2 < 0$  (S63=1)

less0 = 1

$rs1 - rs2 > 0$  (S63=0)

less0 = 0

دکمه ال less مستقیمین و zero که zero اول less و zero اول



$$\overline{A + B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

$$A - B = A + \bar{B} + 1$$


165

set	ov	less
0	0	0
0	1	1
1	0	1
1	1	0


A-6: Carry look ahead adder

$$\left[ \begin{matrix} D \\ D \end{matrix} \right] = 1 \text{ gate delay} \quad \Rightarrow \quad )) = 2 \text{ gate delay}$$


4-bit Ripple carry adder "RCA"



(4 gate delays) S<sub>i</sub>




(2 gate delays) C<sub>i+1</sub>



Delay of 4-bit RCA = 8 gate delays

" " 5-bit " = 10 gate delays

Delay of n-bit RCA = 2xn gate delays




$g_i \equiv$  Carry generate

$P_i \equiv$  Carry propagate

$$g_i = a_i \cdot b_i$$


$$P_i = a_i + b_i$$

Carry lookahead logic (CLA)



$$C_1 = g_0 + P_0 \cdot C_0$$


(3 gate delays)



$$C_2 = g_1 + P_1 \cdot C_1$$

$$C_2 = g_1 + g_0 \cdot P_1 + P_1 \cdot P_0 \cdot C_0$$

(3 gate delays)



$$C_3 = g_2 + g_1 P_2 + g_0 P_1 P_2 + P_2 P_1 P_0 C_0$$

(3 gate delays)

$$C_4 = g_3 + g_2 P_3 + g_1 P_2 P_3 + g_0 P_1 P_2 P_3 + P_3 P_2 P_1 P_0 C_0$$

(3 gate delays)


Delay of 4-bit RCA =  $\frac{8}{5} = 1.6$

Delay of 4-bit CLA


4-bit CLA is 1.6 times faster than 4-bit RCA




8-bit RCA = 16




5 inputs ← and الی 5



$$C_5 = g_4 + p_4 C_4$$





CS

8-bit Carry Lookahead Adder

8-bit CLA

group generate :

$$G_0 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0$$







$$P_0 = p_3 p_2 p_1 p_0$$

$$C_4 = G_0 + P_0 \cdot C_0$$

$$G_1 = g_7 + p_7 g_6 + p_7 p_6 g_5 + p_7 p_6 p_5 g_4$$

$$P_1 = p_7 p_6 p_5 p_4$$

$$C_8 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$




Delay 4-bit CLA = 5

ii 16-bit CLA = 9

iii 64-bit CLA = 13

iv 256-bit CLA = 17

256-bit RCA = 512



$$C_{16} = G_3 + G_2 P_3 + \dots + \underbrace{P_3 P_2 P_1 P_0}_{\text{Signal}} C_0$$


Ch. 4

⑤ Memory address =  $(rs_1) + \text{Sign-Ext}(imm)$  12/15/20

$(rs_1) \text{ op } (rs_2)$   
 $+$   
 $\&\&$   
 $\&\&$   
 $\&\&$   
 R-type instruction (ALU)




$(rs_1) - (rs_2) \neq 0$  } branch  
 $PC = PC + 4$   
 $PC = \text{target address}$   
 $= PC + 2 \times imm$

Access data & memory -- 16 as 2 locations to R-type 11





add X5, X6, X7

$$(X5) \leftarrow (X6) + (X7)$$



13



Two read port  
One write port

Two read ports  
One write port

Control unit 21