


* Types of Transistor


- ① BJT
- ② FET

* BJT:



npn BJT



pnp BJT



$$I_E = I_C + I_B$$



2 junctions

- Forward on
- Reverse off

* Modes of operation for BJT

① Forward active mode

(BE is Forward & BC is Reverse).

→ application: Amplifier

② Saturation mode

(BE is Forward & BC is Forward).

③ Cut-off mode

Reverse.

(BE is Reverse & BC is Reverse)

$I_C = I_B = I_E = \text{Zero}$.

→ application (Digital switch) (logic circuits).

④ Inverse - active mode


(BE is Reverse & BC is Forward).

V_T = thermal Voltage ($V_T = 0.026 \text{ V}$) at room temperature $T = 300 \text{ K}$.

I_s = reverse-bias saturation current ($\approx 10^{-15}$ to 10^{-12}).


β is the Common Emitter Current gain $50 \ll \beta \ll 100$

- In Forward active mode $I_C = \beta I_B \rightarrow \beta = \frac{I_C}{I_B}$
- Saturation mode: $I_C < \beta I_B$
- Cutoff mode: $I_C = I_B = I_E = \text{Zero}$.



V-I characteristics of BJT

Q-point values: I_{CQ}, I_{BQ}, V_{CEQ}



output loop
 $-V_{CC} + R_C I_C + V_{CE} = 0$
 $I_C = \frac{V_{CC}}{R_C} - \frac{V_{CE}}{R_C}$ (DC load line).
 slope of DC load line = $-\frac{1}{R_C}$.


input loop

$I_B \rightarrow -V_i + R_B I_B + 0.7 = 0$
 $I_B = \frac{V_i - 0.7}{R_B}$

- * From Electronics I
- How to Draw V_o & V_i
- Dc Analysis of Multi-stage Amplifier.
- Biasing
- Finding the mode of operation for BJT
- Dc Load Line & Q-point values.

Examples: ~~Find the mode of operation~~, given the following circuit if $V_{CE(sat)} = 0.2V$, $\beta = 100$, $V_{BE(on)} = 0.7$. Find

- ① the mode of operation
- ② the Q-point
- ③ the Dc load line.



Solution.

① How to find the mode of operation?

① Assume **fw active mode**
 so, we use $V_{BE} = V_{BE(on)} = 0.7V$
 & we use $I_c = \beta I_B$

→ **From input loop**
 $-8 + 220 I_B + 0.7 = 0$
 $I_B = \frac{8 - 0.7}{220} mA = 33.2 \mu A$
 $I_c = \beta I_B = 3.32 mA$

→ **output loop**
 $-10 + 4 I_c + V_{CE} = 0$
 $V_{CE} = 10 - 4 \times 3.32$
 $= -3.28V$

→ Check if $V_{CE} > V_{CE(sat)}$ → No!
 So assume **Saturation mode**.

* assume **Saturation mode**

so we use $V_{BE} = V_{BE(on)} = 0.7$
 $I_c \neq \beta I_B$

→ **Input loop**, $I_B = 33.2 \mu A$

→ **output loop**

$-10 + 4 I_c + 0.2 = 0 \rightarrow I_c = 2.45 mA$
 $V_{CE} = V_{CE(sat)} = 0.2V$

→ **Q-point Values**


- * $V_{CEQ} = 0.2V$
- * $I_{BQ} = 33.2 \mu A$
- * $I_{CQ} = 2.45 mA$

→ Dc load line.

$-10 + 4 I_c + V_{CE} = 0$
 $I_c = \frac{10}{4} - \frac{V_{CE}}{4}$ slope = $-\frac{1}{4}$



find & draw V_o & V_i given that $\beta = 120$, $V_{BE(on)} = 0.7V$, $V_{CE(sat)} = 0.2V$.



- In the cutoff, we know $I_C = I_B = I_E = 0$, then $V_o = 5V$
- In the saturation mode, we know that $V_{CE} = V_{CE(sat)} = 0.2$, then $V_o = 0.2V$.
- In the forward-active mode.

we know $V_{BE} = V_{BE(on)} = 0.7V$

$$I_C = \beta I_B$$

→ Input loop: $-V_i + R_B I_B + 0.7 = 0$

$$I_B = \frac{V_i - 0.7}{R_B}$$

→ output loop: $-5 + R_C I_C + V_o = 0$

$$I_C = \frac{5 - V_o}{R_C}$$

→ Using equation 1 → $\frac{5 - V_o}{R_C} = \beta \left(\frac{V_i - 0.7}{R_B} \right)$


$$V_o = \frac{5}{30k} - \frac{120}{30k} (V_i - 0.7)$$

$$V_o = \left(\frac{5}{30k} - \frac{120}{30k} \right) - \frac{120}{30k} V_i$$

↑ negative slope.


↓ 5 → $V_i = 0.7$

0.2 → $V_i = 1.9$



Ex: $Q_1 = PNP$ $Q_2 = NPN$
 Given that $\beta_1 = \beta_2 = 100$
 $I_{C1} = I_{C2} = 0.8mA$ $V_{CE(sat)} = V_{CE(sat)} = 0.7$
 $\rightarrow V_{BE1} = V_{BE2} = 0.7$
 $\rightarrow V_{BC1} = 3.5 \rightarrow V_{EE} = 4V$
 \rightarrow Find $R_{C1}, R_{C2}, R_{E1}, R_{E2}$.

Redrawing the circuit.




$$-5 + 50I + 60(100I) + (-5) = 0$$

$$I = \frac{1}{15} mA$$

$$\rightarrow V_{th} = -5 + 100I = -11.7V$$

$$R_{th} = 50 || 100 = 33.3k\Omega$$

Final circuit



From the given information
 $I_{B1} = \frac{I_{C1}}{\beta_1} = 8mA$, $I_{B2} = \frac{I_{C2}}{\beta_2} = 8mA$
 $\rightarrow I_{E1} = I_{B1} + I_{C1} = 0.808mA$, $I_{E2} = I_{B2} + I_{C2} = 0.808mA$

\rightarrow input loop 1 $\rightarrow -5 + R_{E1} I_{E1} + 0.7 + R_{th} I_{B1} + V_{th} = 0 \rightarrow R_{E1} = 2.9k\Omega$

\rightarrow output loop 1 $\rightarrow -5 + R_{E1} I_{E1} + V_{CE1} + R_{C1} (I_{C1} - I_{B2}) + (-5) = 0 \rightarrow R_{C1} = 5.215k\Omega$

\rightarrow input loop 2 $\rightarrow -(-5) + R_{C1} (- (I_{C1} - I_{B2})) + 0.7 + R_{E2} I_{E2} + (-5) = 0 \rightarrow R_{E2} = 4.25k\Omega$

\rightarrow output loop 2 $\rightarrow -5 + R_{C2} I_{C2} + V_{CE2} + R_{E2} I_{E2} - 5 = 0 \rightarrow R_{C2} = 3.215k\Omega$

Q. DC load line on Q_2 : $-5 + 3.215 I_{C2} + V_{CE2} + 4.25 \times \left(\frac{1+\beta}{\beta} \right) I_{C2} = 0$

$$I_E = I_C + I_B$$


$$= I_C + \frac{I_C}{\beta}$$

$$I_E = \frac{1+\beta}{\beta} I_C$$



- ① operation point (Q point) Values I_{CQ}, I_{BQ}, V_{CEQ}
- ② Dc load line ✓
- ③ operation mode ✓
- ④ $V_i \propto V_o$ ✓
- ⑤ Multi-stage BJT Circuit ✓
- ⑥ Biasing


Biasing: How to connect the Dc source with the circuit. in order to set the Q-point in the required mode.



* Types of Biasing

- ① single base resistor biasing
- ② Voltage divider biasing
- ③ positive + negative biasing.

① Single-base resistor biasing.



- advantage: single resistor.

- disadvantage: ① high value of the resistor (M-Ω).

② unstable Q-point (depends on β)

& β depends on temperature.

Ex: $V_{CC} = 12V, R_C = 6k\Omega, R_B = 1.5M\Omega$

find I_{CQ}, I_{BQ}, V_{CEQ} for $\beta = 50, 100, 150$.

→ Input loop:

$$-V_{CC} + I_B R_B + 0.7 = 0$$

$$I_B = \frac{V_{CC} - 0.7}{R_B}$$

$$I_C = \beta I_B = \beta \frac{V_{CC} - 0.7}{R_B}$$

→ output loop




$$-V_{CC} + I_C R_C + V_{CE} = 0$$

$$V_{CE} = V_{CC} - I_C R_C$$

	β	50	100	150
I_{BQ}		10 μA	10 μA	10 μA
I_{CQ}		0.5 mA	1 mA	1.5 mA
V_{CEQ}		9V	6V	3V



② Voltage divide Biasing.



So input loop:

$$-V_{th} + R_{th} I_B + 0.7 + R_E (1+\beta) I_B = 0$$

$$I_B = \frac{V_{th} - 0.7}{R_{th} + (1+\beta) R_E}$$

output loop:

$$-V_{cc} + R_C I_C + V_{CE} + R_E (1+\beta) I_B = 0$$

$$V_{CE} = V_{cc} - R_C I_C - R_E (1+\beta) I_B$$

$$I_C = \beta I_B = \frac{\beta (V_{th} - 0.7)}{R_{th} + (1+\beta) R_E}$$

Ex: $R_1 = 56k\Omega, R_2 = 12.7k\Omega, R_C = 2k\Omega, R_E = 0.4k\Omega$

* Advantages

1. Low values of R_1 & R_2 ($k\Omega$).
2. stable Q-point.

β	50	100	150
I_{BQ}	35.94 μA	21.6 μA	15.5 μA
I_{CQ}	1.8 mA	2.16 mA	2.32 mA
V_{CEQ}	5.67 V	4.81 V	4.4 V

→ to satisfy the stability we need

$$R_{th} \ll (1+\beta) R_E$$


→ Rule of stability: $R_{th} = 0.1 (1+\beta) R_E$



③ negative + positive Biasing.

advantage: ① stable Q-point

② it allows in some applications to eliminate the coupling capacitors.



Ex: $V_{CC} = 5V$, $R_C = 1.5 k\Omega$, $R_E = 2 k\Omega$, $I_B = ?$

$$0.7 + R_E (1 + \beta) I_B - V_{CC} = 0$$

$$I_B = \frac{V_{CC} - 0.7}{R_E (1 + \beta)}$$


$$I_{BQ} = 21.5 \mu A$$

$$I_{CQ} = 2.13 \text{ mA}$$

$$I_C = \beta I_B = \frac{\beta (V_{CC} - 0.7)}{R_E (1 + \beta)}$$

$$V_{CEQ} = 2.51 V$$

* Basic Bipolar Junction transistor Amplifier




* Amplifier Circuits should be :- (1) In the Forward active mode.

(2) Linear :- (G) constant of input → output


→ means $v_o = \text{constant } v_i$ (to get linear circuit all its components must be linear.)

→ for an amplifier circuit: Consists of (1) resistors (linear) (2) capacitors (linear) (3) transistors (in general not linear.)



* For small signal, transistor is linear, why?

answer: Graphically.



answer: mathematically.

→ From electronics I

$$i_B = \frac{I_S}{1+\beta} \exp\left(\frac{V_{BE} + V_{be}}{V_T}\right)$$

$$i_B = \frac{I_S}{1+\beta} \exp\left(\frac{V_{BE}}{V_T}\right) \cdot \exp\left(\frac{V_{be}}{V_T}\right)$$

$$i_B = I_B \cdot \exp\left(\frac{V_{be}}{V_T}\right)$$

Notes:

$i_b \rightarrow$ ac Current.

ex: $i_b = 0.5 \cos \omega t$

$I_B \rightarrow$ Dc Current.

Ex: $I_B = 5A$

$i_B \rightarrow$ ac + Dc current.

$i_B = 3 + 2 \cos \omega t$

$I_B \rightarrow$ phasor.

$I_B = 3 \angle 45^\circ$

For Taylor series: $\theta \rightarrow \frac{\theta^1}{1!} + \frac{\theta^2}{2!} + \dots$

→ if $\theta \ll 1 \rightarrow \exp(\theta) \approx 1 + \theta$

So, if $\frac{V_{be}}{V_T} \ll 1 \rightarrow V_{be} \ll V_T$

Then $\exp\left(\frac{V_{be}}{V_T}\right) \approx 1 + \frac{V_{be}}{V_T}$

→ $i_B = I_B \left(1 + \frac{V_{be}}{V_T}\right)$

∴ $i_B = I_B \left(1 + \frac{V_{be}}{V_T}\right)$


$I_B + i_b = I_B + \frac{I_B}{V_T} V_{be}$

∴ $i_b = \frac{I_B}{V_T} V_{be}$ (Linear)

$\frac{1}{r_{\pi}} \rightarrow \frac{I_B}{V_T} = \frac{V_T}{I_B} \approx r_{\pi}$

So, we can model the transistor as linear circuit at small signal.

→ Small signal Hybrid- π equation circuit of the BJT



← We can apply Kvl, Kcl.

Thevenin on this circuit.

$g_m = \frac{I_C}{V_T}$

Trans Conductance.

$r_{\pi} = \frac{V_T}{I_B} \approx r_{\pi}$

we need this for From Dc analysis (I_B)


(diffusion Resistance).



No: 3/oct/2019

Date:

In Small- Ac Signal




$\rightarrow r_{\pi} = \frac{v_{\pi}}{i_{bQ}} \approx \frac{V_T}{I_{BQ}}$
 $\rightarrow g_m = \frac{I_{CQ}}{V_T}$
 $\rightarrow g_m r_{\pi} = \frac{I_{CQ}}{I_{BQ}} = \beta$

$g_m r_{\pi} = \beta$

* Analysis of BJT Amplifier Circuit:

step 1: Dc Analysis:

→ Draw the DC equivalent circuit → kill All AC Sources.



→ replace the Capacitor by open Circuit.

$Z_c = \frac{1}{j2\pi f_c} = \infty$
 $\rightarrow F_{\infty}$ in DC.


→ Find Q-point Values: I_{BQ} , I_{CQ} , V_{CEQ} → to check the operation mode.

Step 2: AC Analysis


→ Draw the AC equivalent circuit for the Amplifier Circuit.

→ replace the transistor by π - equivalent Circuits.

→ kill all DC Sources:



→ replace all capacitors by short Circuits.



→ Find the required Voltage Analysis.

$A_v = \frac{V_o}{V_i}$ (Voltage gain)

$i_b = I_{BQ} + i_b$

$A_i = \frac{i_o}{i_i}$ (Current gain).

$i_c = I_{CQ} + i_c$

R_i, R_o


$V_{CE} = V_{CEQ} + V_{ce}$

YASSIN

We will use
KCL, KVL, Ohm's law, Voltage division.

No: _____ Date: _____

Ex: Consider the following circuit.



Given $\beta = 100$
 $\rightarrow V_{BE(on)} = 0.7V$

① Find $A_v = \frac{V_o}{V_s}$


② If $V_s = 0.25 \sin \omega t V$

Find $i_B, i_C, V_{CE}, I_B, I_C, V_{CE}, V_o$

Sol-

① \rightarrow DC Analysis:

DC eq. circuit:



\rightarrow input loop:

$$-1.2 + I_B 50 + 0.7 = 0$$

$$I_B = \frac{1.2 - 0.7}{50} = 10 \mu A$$


$$\rightarrow I_C = \beta I_B = 1 mA$$

\rightarrow output loop

$$-V_{CC} + R_C I_C + V_{CE} = 0 \rightarrow \boxed{V_{CE} = 6V}$$

\rightarrow AC Analysis

AC eq. circuit:



gain: ratio between
 V_o on V_s .

$$\rightarrow r_{\pi} = \frac{V_T}{I_B} = \frac{0.026}{10 \times 10^{-6}} = 2.6 k\Omega$$

$$\rightarrow g_m = \frac{I_C}{V_T} = \frac{1 \times 10^{-3}}{0.026} = 38.5$$

Substitute ② in ①

$$V_o = -g_m R_C \frac{V_s r_{\pi}}{r_{\pi} + R_B}$$

$$\therefore A_v = \frac{V_o}{V_s} = -\frac{g_m R_C r_{\pi}}{r_{\pi} + R_B} = -11.4$$

\rightarrow phase shift of 180°
between V_s & V_o .

$$\rightarrow \text{output: } V_o = -g_m V_{\pi} R_C \quad \text{--- (1)}$$

$$\rightarrow \text{input: } V_{\pi} = \frac{V_s r_{\pi}}{r_{\pi} + R_B} \quad \text{--- (2)}$$



Sol

$$\textcircled{2} \rightarrow i_B = \frac{V_s}{r_{\pi} + R_B} = \frac{0.25 \sin \omega t}{r_{\pi} + R_B} = 4.75 \sin \omega t \text{ mA}$$



$$\rightarrow i_C = \beta i_B = 0.475 \sin \omega t \text{ mA}$$

$$\rightarrow V_{CE} - V_o = -i_C R_C = -2.85 \sin \omega t \text{ V}$$


$$\rightarrow i_B = I_{BQ} + i_b = 10 + 4.75 \sin \omega t \text{ mA}$$

$$\rightarrow i_C = I_{CQ} + i_c = 1 + 0.475 \sin \omega t \text{ mA}$$



$$\rightarrow V_{CE} = V_{CEQ} + V_{ce} = 6 - 2.85 \sin \omega t \text{ V}$$





* Hybrid- π equivalent circuit with early effect for BJT



without early effect



with early effect



Example: For the same previous example. assume $V_A = 50V$ find A_v .

Sol-


→ Dc analysis: Same as in the previous example.

$$I_{BQ} = 10 \mu A$$

$$I_{CQ} = 1 mA$$

$$V_{CEQ} = 6 V$$

→ Ac analysis:



$$\rightarrow v_o = -g_m v_{\pi} (r_o \parallel R_C) \dots \textcircled{1}$$

$$\rightarrow v_{\pi} = v_s \frac{r_{\pi}}{r_{\pi} + R_B} \dots \textcircled{2}$$

Substitute ② in ①

$$\rightarrow v_o = -g_m (r_o \parallel R_C) v_s \frac{r_{\pi}}{r_{\pi} + R_B}$$

$$\rightarrow r_{\pi} = \frac{V_T}{I_{BQ}} = 2.6 k\Omega$$



$$\rightarrow g_m = \frac{I_{CQ}}{V_T} = 38.5 mA/V$$

$$\rightarrow r_o = \frac{V_A}{I_{CQ}} = \frac{50}{1mA} = 50 k\Omega$$

$$\therefore A_v = \frac{v_o}{v_s} = -g_m (r_o \parallel R_C) \frac{r_{\pi}}{r_{\pi} + R_B} = -10.2$$


early effect decreases the gain.





$$A_v = -\frac{g_m R_C r_{\pi}}{r_{\pi} + R_B}$$


Ac equivalent Circuit for Pnp - BJT.





$$V_o = -g_m v_{\pi} (R_C || R_L)$$

$$v_{\pi} = -V_s \frac{r_{\pi}}{r_{\pi} + R_B} \Rightarrow A_v = -\frac{g_m r_{\pi} (R_C || R_L)}{r_{\pi} + R_B}$$

Same as npn BJT.



Note: The Circuit in the previous example is not a practical amplifier circuit why?
 DC Value will change the position of Q-point.
 so change the mode of operation.




- There's a DC Part in the signal (will vary from user to another)
- DC part will decide Qpt. location (Position) → changes mode of operation.
- we need to block any DC Part from user input.

* Practical Amplifier Circuit:-

→ Basic BJT Amplifier Configuration

1. Common emitter Amplifier CE
2. Common Base Amplifier CB
3. Common Collector Amplifier CC.

* Common Emitter Amplifier.




* neither input nor output are connected on Emitter.

* A Common Emitter Amplifier can be

- 1] without RE
- 2] with RE
- 3] with RE & a Bypass Capacitor.
- 4] Advanced CE [Common Emitter]

* CE [Common Emitter without RE].



CC : Block any DC Component from user (input) such that the Q-point is independent on any DC Component from the user in DC Analysis. Capacitor is open circuit → input is blocked


"DC isolation at input & output"

Example: if $V_{CC} = 12V$, $R_C = 6k\Omega$, $R_1 = 93.7k\Omega$, $R_2 = 6.3k\Omega$, $R_S = 0.5k\Omega$
 $\beta = 100$, $V_{BE(on)} = 0.7V$, $V_A = 100V$ find

- 1) $A_v = \frac{V_o}{V_s}$ 2) R_{input} 3) R_{output}

Solution:

① DC Analysis.



input loop:-

$$-V_{th} + I_B R_{th} + 0.7 = 0 \rightarrow I_B = \frac{V_{th} - 0.7}{R_{th}} = 9.5 \mu A$$



$$I_C = \beta I_B = 0.95 \mu A$$

output loop.

$$-V_{CC} + R_C I_C + V_{CE} = 0 \rightarrow V_{CE} = 6.31V$$

② AC Analysis.

→ AC equivalent circuit.



$$r_{\pi} = \frac{V_T}{I_{BQ}} = 2.74 k\Omega$$

$$g_m = \frac{I_{CQ}}{V_T} = 36.5 \text{ mA/V}$$

$$r_o = \frac{V_A}{I_{CQ}} = 105 k\Omega$$

to be continued...




$$A_v = \frac{V_o}{V_s}$$

$$\rightarrow V_o = -g_m V_{\pi} (r_o \parallel R_c) \dots (1)$$

$$\rightarrow V_{\pi} = \frac{V_s (r_{\pi} \parallel R_1 \parallel R_2)}{R_s + r_{\pi} \parallel R_1 \parallel R_2} \dots (2)$$

Substitute:-

$$A_v = \frac{V_o}{V_s} = \frac{-g_m (r_o \parallel R_c) (r_{\pi} \parallel R_1 \parallel R_2)}{R_s + r_{\pi} \parallel R_1 \parallel R_2} = -163.$$




② R input

$R_{in} \rightarrow$ is the Res. of the Circuit *المقاومة الداخلة*

by putting test voltage 1) Connect V_x 2) kill independent Sources.

$$-V_x + I_x (R_1 \parallel R_2 \parallel r_{\pi}) = 0$$

$$R_i = \frac{V_x}{I_x} = R_1 \parallel R_2 \parallel r_{\pi} = 1.87 \text{ k}\Omega$$



$$A_v = \frac{V_o}{V_s} \rightarrow V_o = -g_m V_{\pi} (r_o \parallel R_c) \dots (1)$$

$$V_{\pi} = \frac{V_s (r_{\pi} \parallel R_1 \parallel R_2)}{R_s + r_{\pi} \parallel R_1 \parallel R_2} \dots (2)$$

Substitute ② in ①

$$A_v = \frac{-g_m (r_o \parallel R_c) (r_{\pi} \parallel R_1 \parallel R_2)}{R_s + (r_{\pi} \parallel R_1 \parallel R_2)} = -163$$


$$\rightarrow R_i = \frac{V_x}{I_x} = R_1 \parallel R_2 \parallel r_{\pi} = 1.87 \text{ k}\Omega$$

$$\rightarrow R_o = \frac{V_x}{I_x} \rightarrow V_x = 0 \rightarrow g_m V_{\pi} = 0 \text{ (open circuit)}$$

$$\rightarrow R_o = \frac{V_x}{I_x} = r_o \parallel R_c = 5.68 \text{ k}\Omega$$

No: 10/10/2019. Date: Thursday.

* Two-Port equivalent Circuit for Amplifier Circuit.



$$V_i = V_s \frac{R_i}{R_i + R_s} \rightarrow V_i \approx V_s \text{ (good) if } R_i \gg R_s.$$

→ For the previous example


$$V_i = V_s \frac{R_i}{R_i + R_s} = \frac{1.87}{1.87 + 0.5} V_s = 0.789 V_s$$

$$\frac{1.87}{1.87 + 0.5} \approx 79\% V_s$$

دستگاه باقی
طراحی شده برای

→ if R_i is very high in voltage amplifier then the loading effect will be small (good).
 R_i high so it takes all voltage to itself & not to R_s . & this is (loading effect).

→ Loading effect:




→ for R_o , we need $R_o \ll R_L$

→ so, small loading effect on the output circuit.

→ Also we need R_o is very small comparing to R_{load} so it doesn't take voltage drop.

* Current Amplifier.

* Two-Port equivalent Circuit for Current Amplifier Circuit:



→ we need $R_i \gg R_s$ & $R_o \gg R_L$.

↳ to reduce the loading effect: $i_i \approx i_s$

$i_o \approx A_i i_i$


$V_{BE(on)}$ changes with temp. what happens?

→ For $V_{BE(on)} = 0.7 \rightarrow I_{BQ} = 9.5 \mu A$ in the F.W.
 $I_{CQ} = 0.95 \text{ mA}$ F.W.
 $V_{CEQ} = 6.31 \text{ V}$

→ For $V_{BE(on)} = 0.6 \rightarrow I_{BQ} = 26 \mu A$ due to temperature.
 $I_{CQ} = 2.6 \text{ mA}$ not in the F.W.
 $V_{CEQ} = -3.6 \text{ V}$

→ disadvantages of Common-Emitter amplifier Circuits:-
 ① High loading effect.
 ② Very sensitive to the $V_{BE(on)}$.

* Common Emitter Amplifier with RE



→ Advantages:

- ① small loading effect. ($v_{in} \approx v_s$).
- ② A_v is less dependent on β (stable gain).
- ③ stable Q-point.




→ Disadvantage

- ① Small A_v

Ex: if $V_{cc} = 10V$, $R_c = 2k\Omega$, $R_1 = 56k\Omega$, $R_2 = 12.2k\Omega$, $R_E = 0.4k\Omega$, $R_S = 0.5k\Omega$, $\beta = 100$, $V_{BE(on)} = 0.7V$, $V_A = \infty$ Find R_i , A_v ?

* DC Analysis

Dc eq Circuit



DC Analysis:

$$R_{th} = R_1 // R_2 = 10k$$

$$V_{th} = \frac{V_{cc} R_2}{R_1 + R_2} = 1.788V$$

input loop

$$-V_{th} + R_{th} I_{BQ} + 0.7 + (1 + \beta) I_{BQ} R_E = 0$$

$$I_{BQ} = 21.6 \mu A$$

$$I_{CQ} = \beta I_B = 2.16 mA$$

$$= \beta \cdot \frac{V_{th} - 0.7}{R_{th} + (1 + \beta) R_E}; \frac{\beta}{\beta + 1} \approx 1 \quad \text{IcQ doesn't depend on } \beta$$


RE makes stability in Q point & AV. But it makes RE less.
 $V_{CEQ} = 4.81V \rightarrow V_{CE(sat)}$
 in F.W mode.

to be continued...



*** AC Analysis**

ac equivalent circuit. → if circuit has RE use BIC



→ to find Rin or Rout use test source (Vx).

$$R_{in} = R_1 \parallel R_2 \parallel R_{ib}$$

$$\begin{aligned} \rightarrow R_{ib} &= \frac{V_x}{I_x} \rightarrow I_x = i_b \\ \rightarrow -V_x + r_{\pi} i_b + R_E (1+\beta) i_b &= 0 \end{aligned}$$


$$R_{ib} = 41.6 \text{ k}\Omega$$

$$R_{ib} = \frac{V_x}{I_x} = r_{\pi} + R_E (1+\beta) \rightarrow \text{Reflection Rule.}$$

$$R_i = 8.06 \text{ k}\Omega$$

* $A_v = \frac{V_o}{V_s}$ (how not V_{π} in common between the two circuits. But i_b is in common).

$$V_o = -\beta i_b R_c \quad \text{--- (1)}$$



$$i_b = \frac{V_{in}}{R_{ib}} = \frac{V_o S}{R_{ib} (R_s + R_1 \parallel R_2 \parallel R_{ib})} \quad \text{--- (2)}$$

Substituting 2 in 1

$$A_v = \frac{V_o}{V_s} = \frac{-\beta R_c}{r_{\pi} + (1+\beta) R_E} \left(\frac{R_i}{R_i + R_s} \right) \quad \text{--- (exact form)}$$

$$A_v = -4.53 \quad \text{(مقارنة بجواب الساعت) (المرحلة أكبر)}$$

$$(1+\beta) R_E \gg r_{\pi} \quad \text{So} \quad A_v = \frac{-\beta R_c}{(1+\beta) R_E} = -\frac{R_c}{R_E} \quad \text{(Approximate.)}$$

$$A_v = -5$$

$$R_i \gg R_s$$


So A_v is insensitive of β

$$\frac{\beta}{1+\beta} \approx 1$$



* Small loading effect $R_L \rightarrow$ bigger than $R_S \rightarrow$ So all Voltages goes to load.

** Common Emitter with R_E & Bypass Capacitor.



Why do we need C_E ?! & why this design?!
 \rightarrow we know that: for CE with R_E .

in DC, we need $R_{E_{DC}} = (1+\beta)R_E$ to get stable Q-point, (So we need high R_E).


BUT In AC, We found $A_V = -\frac{R_C}{R_E}$, so we need R_E to be small.

\rightarrow DC \rightarrow large R_E (DC requirement.)

AC \rightarrow Small R_E (AC requirement.)

\rightarrow in DC $\rightarrow C_E$ is open circuit \rightarrow So R_E is $R_{E1} + R_{E2} \rightarrow$ large.

In AC $\rightarrow C_E$ is short circuit \rightarrow So R_E is $R_{E1} \rightarrow$ small.

* Common Emitter Amplifier with R_E & Bypass Capacitor.

Why do we need the bypass capacitor? ?!

→ to satisfy DC & AC requirements.

Examples:

CE with R_E → DC requirement → $R_{th} \ll (1+\beta) R_E$ [to get stable Q points]

AC requirement → $A_v = -\frac{R_C}{R_E}$ (high gain).

So: R_E should be high in DC circuit.


R_E should be small in AC circuit.

Example: Consider CE Amplifier, use Approx gain $A_v = -\frac{R_c}{R_E} + I_{CQ} = 1mA, V_{CEQ} = 5V$
 $\beta = 99, V_{CC} = 9V$, select R_c & R_E such that $A_v = -8$ & $R_i = 27.5 k\Omega$, assume
 $R_1 // R_2$ very high & $I_{CQ} = I_{EQ}$

→ Design example

Dc requirements & Ac requirements:

- ↳ $I_{CQ} = 1mA$ ↳ A_v
- $V_{CEQ} = 5V$ R_i



#1 Dc Requirements

↳ output loop

$$-V_{CC} + R_c I_{CQ} + V_{CEQ} + R_E (I_{CQ}) = 0$$

$$-9 + (1mA)R_c + 5 + R_E (1mA) = 0$$

$$R_c + R_E = 4k\Omega \dots (1)$$

#2 Ac Requirements.

$$2.1) A_v = -8 = -\frac{R_c}{R_E}$$

$$R_c = 8R_E \dots (2)$$

$$2.2) R_i = (r_{\pi} + (1+\beta)R_E) // R_1 // R_2 \rightarrow \text{this } R_i \text{ is for CE with } R_E$$

assuming $R_1 // R_2 = \infty$ open circuit → exclude them (since ∞ parallel)

$$R_i = r_{\pi} + (1+\beta)R_E$$


$$27.5 = r_{\pi} + 100 R_E$$

$$27.5 = \frac{V_T \beta}{I_{CQ}} + (1+\beta)R_E \rightarrow R_E = 0.25 k\Omega \dots (3)$$

* Substitute 3 in 1 → $R_c = 3.75 k\Omega$ & Substitute 2 in 1 → $R_c = 2 k\Omega$.

* Solution: using bypass capacitor (on R_c or R_E)

bypass capacitor on R_E (R_{E1} & R_{E2}).



$$DC: R_c + R_{E1} + R_{E2} = 4 \dots (1)$$

$$AC: R_c = 8 R_{E1} \dots (2)$$


$$R_{E1} = 0.25 k\Omega \dots (3)$$

substitute 3 in 2 → $R_c = 2 k\Omega$.

$$\text{Substitute 3 \& } R_c = 2k\Omega \text{ in 1} \rightarrow 2 + 0.25 + R_{E2} = 4$$

$$R_{E2} = 1.75 k\Omega$$

* Solution #2: bypass capacitor on R_C .



DC: $R_{C1} + R_{C2} + R_E = 4 \dots (1)$

AC: $R_{C2} = 8 R_E \dots (2)$

$R_E = 0.25 \text{ k}\Omega \dots (3)$


substitute (3) in (2)

$R_{C2} = 2 \text{ k}\Omega$

Sub $R_{C1} = 2 \text{ k}\Omega + (3) \rightarrow R_{C1} = 1.75 \text{ k}\Omega$.

* Advanced Common Emitter Amplifier

→ We use non linear resistor & DC current source.




* advantages


- ① high A_v
- ② stable Q point.

↳ I_{EQ} is constant due to current source.

$\text{slope} = \frac{\Delta I_C}{\Delta V_{R_C}} = \frac{1}{R_C}$
 so, high R_C with small size.
 non linear Relationship
 ↳ non linear R_C .




* Advanced Common Emitter Amplifier.




→ non linear resistor
 ① high value.
 ② small size.

* advantages

- ① High AU
- ② stable Q point.



* AC Analysis:



$$V_o = -g_m V_{\pi} (r_o \parallel R_C)$$

$$V_{\pi} = V_s \quad \therefore A_v = -g_m (r_o \parallel R_C)$$

Example: if $I_{EQ} = 0.5 \text{ mA}$ $\beta = 120$ $V_A = 80 \text{ V}$ $R_C = 120 \text{ k}\Omega$. Find A_v ?

$$I_{CQ} = \frac{\beta}{1+\beta} I_{EQ} = 0.5 \text{ mA}$$

$$g_m = \frac{I_{CQ}}{V_T} = 19.2 \text{ mA/V}$$

$$A_v = -g_m (r_o \parallel R_C) = -1317$$


$$r_o = \frac{V_A}{I_{CQ}} = 160 \text{ k}\Omega$$

* Load lines

① DC load line ($I_c \propto V_{CE}$) output loop

② AC load line ($i_c \propto v_{ce}$) from AC circuit.


* They help us in the design process



Examples: ① Find Q point V_{CE} & draw

② Find DC load line & draw.


③ Find & draw AC load line.



* input loop $\rightarrow V_{EB}$ لحل التمرين

DC Analysis (DC eq. circuit)

Pr.P



$$\rightarrow -10 + RE I_E + 0.7 + RB I_B = 0$$

$$I_B = 5.96 \text{ mA} \quad I_C = \beta I_B = 0.894 \text{ mA}$$

* output loop

$$-10 + RE I_E + V_{CE} + I_C R_C - 10 = 0 \rightarrow V_{CE} = 6.53 \text{ V}$$

$$\text{output } I \rightarrow -10 + RE \left(\frac{1+\beta}{\beta} \right) I_C + V_{CE} + I_C R_C - 10 = 0$$

$$I_C \left[\frac{RE(1+\beta)}{\beta} + R_C \right] = 20 - V_{CE}$$

$$I_C = 20$$


$$\frac{RE(1+\beta)}{\beta} + R_C$$

$$V_{CE}$$

$$\frac{RE(1+\beta)}{\beta} + R_C$$



#2 DC Analysis




$$r_{TH} = \frac{V_{TH}}{I_{BQ}} = 4.36 \text{ k}\Omega$$

$$\beta m = \frac{I_{CQ}}{V_{TH}} = 34.4 \text{ mA/V}$$

$$\rightarrow V_{ce} = i_c (R_C // R_L) \rightarrow \boxed{i_c = -\frac{1}{R_C // R_L} V_{ce}} \rightarrow \text{AC load line}$$

draw




Ac & DC load line.

* How can we determine the best Q-point values. using Ac & DC load line.
 ↳ to get maximum biasing:



answer: The best position of Q-point is in the middle of the forward active region.

Example



→ DC load line: $I_c = \frac{V_{CC}}{R_C + R_E} - \frac{V_{CE}}{R_C + R_E}$

→ AC load line.



We want to get maximum symmetric swing on AC load line
 ↳ so we choose a good position for Q.



* We need $\Delta z \approx V_{CEQ} \rightarrow$ to get maximum Symmetric Swing.

slope of AC load line: $\frac{1}{R_E} = \frac{I_{CQ}}{\Delta_1} \rightarrow \Delta_1 = R_C I_{CQ}$

$V_{CEQ} = R_C I_{CQ} \dots (3)$

\rightarrow Limitations (Requirements):

Substitute 3 in 1

$I_{CQ} = \frac{V_{CC}}{R_C + R_E} - \frac{R_C I_{CQ}}{R_C + R_E}$

$I_{CQ} = \frac{V_{CC}}{2R_C + R_E} = 6 \text{ mA}$

From (1) or (2) $\rightarrow V_{CEQ} = R_C I_{CQ} = 6 \text{ V}$.

$\rightarrow I_{BQ} = \frac{I_{CQ}}{\beta}$

$V_{CC} = 10 \text{ V}$ Design $V_{CEQ} = 6 \text{ V}$ *
maximum power the transistor can hold $\leftarrow P_{rating}$ *

$P_{rating} = X \text{ W} > I_{CQ} V_{CEQ}$

BJT $R_S \ll R_{input}$ *

$R_L \gg R_{out}$ *

Q-point in the middle of forward active region. *

~~Common Collector Amplifier~~ [CC Amp]

\rightarrow it is called Emitter follower or impedance transformer or Buffer.

\rightarrow it has high $R_i \rightarrow$ no loading effect ($V_i = V_s$).


\rightarrow it has low $R_o \rightarrow (V_o = V_i)$

$\rightarrow A_U = 1 (V_o \approx V_s) \quad A_i \approx (1 + \beta) \approx \beta$

voltage is constant load condition

it used as an output stage in multistaging Amplifier. R_i & R_2 should be very high to take the advantage of high R_{ib} .

* emitter follower: means V_o follows V_{input} Buffer. It holds voltage



$R_1, R_2 \rightarrow$ must be very high value.?

the problem is that this


$R_i = R_1 \parallel R_2 \parallel R_{ib}$

high so that R_i is high.



$V_L = V_s \frac{R_L}{R_L + R_S}$

not all V_s goes to R_L




A_i of transistor $\approx \beta$ alone is P.

CC amplifier
transformer
Vs vs VL
بالنسبة للحمولة

YASSIN

* Common Collector Amplifier.



Given $V_{BE(on)} = 0.7V$

$V = 80V$


$\beta = 100$

Find: R_i, R_o, A_v, A_i


#1 DC Analysis

$I_{BQ} = 7.92 \mu A, I_{CQ} = 0.792 \text{ mA}$

$V_{CEQ} = 3.4V$



#2 AC Analysis



$r_{\pi} = \frac{V_T}{I_{BQ}} = 3.28 k\Omega$

$r_o = \frac{V_A}{I_{CQ}} = 100 k\Omega$

$g_m = \frac{I_{CQ}}{V_T} = 30.5 \text{ mA/V}$

$R_i = R_{ib} \parallel R_1 \parallel R_2$

$R_{ib} = \frac{V_x}{I_x}$

$\rightarrow V_x + I_x r_{\pi} + (1+\beta) i_x (r_o \parallel R_E) = 0$

$R_{ib} = \frac{V_x}{I_x} = r_{\pi} + (1+\beta) i_x (r_o \parallel R_E) = 0$

$R_{ib} = \frac{V_x}{I_x} = r_{\pi} + (1+\beta) (r_o \parallel R_E) = 20 k\Omega$


$R_i = R_{ib} \parallel R_1 \parallel R_2 = 22.2 k\Omega$



→ $R_o =$

* Kill V_s

* Put V_x



hcl at E node:

$$I_x + \beta i_b + i_b = \frac{V_x}{R_E} + \frac{V_x}{r_o} \quad \text{--- (1)}$$

$$i_b = \frac{-V_x}{r_{\pi} + R_s \parallel R_1 \parallel R_2}$$

From (1)


$$R_o = \frac{V_x}{I_x} = \left(\frac{r_{\pi} + R_1 \parallel R_2 \parallel R_s}{1 + \beta} \right) \parallel R_E \parallel r_o$$

$$= 86.6 \Omega \leftarrow \text{small value.}$$

Av $A_v = \frac{V_o}{V_s} \quad i_b \quad \omega \ll \omega_c$

$$V_o = (1 + \beta) i_b (R_E \parallel r_o) \quad \text{--- (1)}$$

$$V_s =$$



V_i → Voltage division of V_s to R_s & R_i
 Consider R_i not there after finding V_i

$$V_i = V_s \frac{R_i}{R_i + R_s}$$

$$i_b = \frac{V_i}{R_i} = V_s \frac{R_i}{R_i (R_i + R_s)} \quad \text{--- (2)}$$



No: -----

Date: -----

Sub Q7n (1)

$$V_o = (1+\beta)(r_o \parallel R_E) V_s \frac{R_i}{R_i \parallel (R_1 + R_2)}$$

$$A_v = \frac{V_o}{V_s} = \frac{(1+\beta)(r_o \parallel R_E) R_i}{R_i \parallel (R_1 + R_2)}$$

$$A_v \approx 0.962 \approx 1$$

 A_i

* I_{out} → according to figure is the current on R_E

$$I_o = (1+\beta) i_b \frac{r_o}{r_o + R_E} \quad \text{--- (1)}$$

$$I_b = I_i * \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_{ib}} \quad \text{--- (2)}$$

$R_{ib} \rightarrow$

$$A_i = \frac{I_o}{I_i} = (1+\beta) \frac{r_o}{r_o + R_E} \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_{ib}}$$

if $R_1 \parallel R_2 \gg R_{ib}$

and

$$r_o \gg R_E \rightarrow A_i \approx (1+\beta) \approx \beta$$


* $R_{ib} = (1+\beta) R_E + r_{\pi}$ ← is already very high

so we need $R_1 \parallel R_2$ to be higher than R_{ib} to maintain the feature of the CC Amp which is very high R_i

$$R_i = R_1 \parallel R_2 \parallel R_{ib}$$


* Common Base

- ① $A_v > 1$
- ② $A_i \approx 1$
- ③ small R_i
- ④ high R_o
- ⑤ it acts as ideal current source.
- ⑥ it works as a buffer current.



Find A_v, R_i, R_o, A_i .

AC equivalent circuit:



$$V_o = -g_m v_{\pi} (R_L || R_C) \quad \text{--- (1)}$$

kel at E:

$$g_m v_{\pi} + \frac{v_{\pi}}{r_{\pi}} + \frac{v_{\pi}}{R_E} + \frac{V_s - (-v_{\pi})}{R_s} = 0 \quad \text{--- (2)}$$

Substitute (2) in (1)

$$A_v = \frac{V_o}{V_s} = +g_m \left(\frac{R_C || R_L}{R_s} \right) \left[\left(\frac{r_{\pi}}{1+r_{\pi}} \right) || R_E || R_s \right]$$

* Note if $R_s = 0 \rightarrow v_{\pi} = -V_s$ (k)

sub (*) in (1):

$$A_i = \frac{i_o}{i_i}$$



$$\rightarrow i_o = -g_m v_{\pi} \frac{R_c}{R_c + R_L} \quad \dots (1)$$

kcl @ E:

$$g_m v_{\pi} + \frac{v_{\pi}}{r_{\pi}} + \frac{v_{\pi}}{R_E} + i_i = 0 \quad \dots (2)$$

⇒ Sub @ in (1)

$$A_i = g_m \left(\frac{R_c}{R_c + R_L} \right) \left[\left(\frac{r_{\pi}}{1 + \beta} \right) \parallel R_E \right] \quad \beta = g_m r_{\pi}$$

*But if $R_E \rightarrow \infty$ (very high value) & $R_L \rightarrow 0$ (very small value).

↓
Jasid
Features of
of
CB circuit
(Current source)

$$\hookrightarrow A_i \approx \frac{g_m r_{\pi}}{1 + \beta} = \frac{\beta}{1 + \beta} \approx 1$$

By pass → parallel w/ Resistor

Coupling → series w/ Resistor

$$P_i = R_{ie} \parallel r_{\pi} \parallel R_E$$

$$\rightarrow V_x = -V_{\pi}$$

$$\rightarrow I_x = -g_m V_{\pi}$$

$$\rightarrow I_x = g_m V_{\pi}$$


$$R_{ie} = \frac{V_x}{I_x} = \frac{1}{g_m}$$


$$P_i = \frac{1}{g_m} \parallel r_{\pi} \parallel R_E$$

$$= \frac{r_{\pi} / g_m}{r_{\pi} + \frac{1}{g_m}} \parallel R_E$$

$$P_i = \frac{r_{\pi}}{\beta + 1} \parallel R_E$$

↓ very small value





$$R_o = \frac{V_x}{I_x}$$


Kcl @ E:

$$g_m V_{\pi} + \frac{V_{\pi}}{r_{\pi}} + \frac{V_{\pi}}{R_E} + \frac{V_{\pi}}{R_S} = 0$$


$$V_{\pi} \left(g_m + \frac{1}{r_{\pi}} + \frac{1}{R_E} + \frac{1}{R_S} \right) = 0$$

$$V_{\pi} = 0 \rightarrow g_m V_{\pi} = 0 \rightarrow R_o = R_C \text{ (High Value)}$$


Two-Port equivalent circuit for Common Base Amplifier (as Current Buffer)



* Practical Current Source:



* Ideal Current Source




* Multistage Amplifier

Refer Single stage

→ we use Multistage Amp to satisfy a set of requirements that can't be satisfied by a single stage.

→ Analysis of multistage Amplifier:

Ex:



$Q_1: \beta = 100$

$r_{\pi} = 1\text{k}\Omega$


$Q_2 \text{ \& } Q_3: \beta = 100, r_{\pi} = 0.5\text{k}\Omega$

find $A_v = \frac{V_o}{V_s}$


→ no need for DC Analysis → given

divide to 3 stages:

stage 1: CE



eq Resistance seen from stage 1



input source stage II
LOAD!!

$$\Rightarrow A_{v1} = \frac{-\beta R_c}{r_{\pi} + (1+\beta) R_E} \left(\frac{R_i}{R_i + R_s} \right) = -7.63$$

$$R_i = R_1 \parallel R_2 \parallel R_{ib} = R_{ib} = r_{\pi} + (1+\beta) R_E$$


the gain is

stage 1, the gain is

$R_o = R_c = 1\text{k}\Omega$



Stage 2: CE



$$A_{V2} = -g_m \frac{R_1 // R_2 // r_{\pi}}{R_1 // R_2 // r_{\pi} + R_S} (r_o // R_C)$$


$\frac{\beta}{r_{\pi}}$ ∞ R_{01}

$$= -133$$

* $R_S = R_{01}$



* $U_S = A_{V1}U_S$

$R_{02} = r_o // R_C = R_C = 2k\Omega$



Stage 3: CC

$\Rightarrow A_{V3} = 1$



$A_{V(\text{total})} = A_{V1} A_{V2} A_{V3} \approx 1010$

$$R_{02} = \frac{r_{\pi} + R_S}{1 + \beta} // R_E$$

$0.5k$ $2k\Omega$ $5k\Omega$

$$= 25k // 5k$$

$$= \frac{25 \times 5 \times 10^3}{25 + 500} \approx 24\Omega$$


101

⇒ Multistage Amplifier, have 2 config

① Cascode configuration

Ex1: all the previous circuits

Ex2: Darlington pair circuit



Features:


① high $f_i = r_{\pi 1} + (1 + \beta) r_{\pi 2}$

② high current gain: $A_i = \frac{I_o}{I_i} \approx \beta_1 \beta_2$

→ Analysis in the book

② cascode configuration:

Ex:



⇒ Q1 drives Q2

Q1: CE

Q2: CB

⇒ CB stage has

good ← Bandwidth wider than CE

but it has

low ← lower input impedance than



which is considered as limitation of many applications

cascode configuration: wider

Bandwidth and

high input impedance.


* Advanced CE Amplifier



* FET Amplifier

⇒ FET : field effect transistor

① MOSFET : metal - oxide - semi conductor



② JFET : Junction FET

→ Advantage of MOSFET compared with BJT


- ① Small size
- ② high input impedance
- ③ low power dissipation

No. 3/11/2014... Date: MOSFET


* Disadvantage of MOSFET compared with BJT.

$$\beta_m(\text{BJT}) > \beta_m(\text{MOSFET}) \Rightarrow A_N(\text{BJT}) \gg A_N(\text{MOSFET})$$



* N MOSFET



* P MOSFET



* DC load line: ($I_D \propto V_{DS}$)



* FET Amplifier Configuration:

- ① Common Drain
- ② Common Source
- ③ Common gate

* DC Analysis of FET Amplifiers.

- Kill all AC sources
- Replace all capacitors with open ckt
- find V_{GSQ} , I_{DQ} , V_{DSQ}

* Modes of Operation for MOSFET:

- ① Saturation (Amplifier)
- ② non saturation
- ③ Cutoff

N MOS

$V_{DS(sat)} = V_{GSQ} - V_{TN}$

$V_{TN} > 0$ (enhancement mode)

if:

$V_{DSQ} > V_{DS(sat)}$

↳ Saturation mode

use: $I_{DQ} = K_n (V_{GSQ} - V_{TN})^2$

else → non saturation

use $I_{DQ} = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$

P MOS

$V_{SD(sat)} = V_{SGQ} + V_{TP}$

$V_{TP} < 0$ (enhancement)

if:

~~$V_{SD} > V_{SD(sat)}$~~

↳ saturation mode.

use: $I_{DQ} = K_p (V_{SGQ} + V_{TP})^2$

else → non sat


$I_{DQ} = K_p [2(V_{SG} + V_{TP})V_{SD} - V_{SD}^2]$

K_n / K_p : conductive parameter (A/V)

* AC Analysis :

→ Kill all DC Source

→ Replace all capacitors by short ckt



NMOS


$g_m = 2 K_n (V_{GSQ} - V_{TN})$

$= 2 \sqrt{K_n I_{DQ}}$

$r_o = \frac{1}{\lambda I_{DQ}} \Omega$


λ = channel length modulation parameter (positive value)

PMOS



$g_m = 2 K_p (V_{SGQ} + V_{TP}) = 2 \sqrt{K_p I_{DQ}}$

Ex:



NMOS
"Common Source"

Given:

$V_{TN} = 1V$
 $k_n = 0.8 mA/V^2$
 $\lambda = 0.02 V^{-1}$

find:

① Q-PT values
 $(V_{GSQ}, I_{DQ}, V_{DSQ})$

② $A_v = \frac{V_o}{V_s}$

→ DC Analysis : DC eq circuit

* input loop:

$-V_G + V_{GS} = 0$

$V_{GS} = 2.12V$

$I_D = k_n (V_{GS} - V_{TN})^2 = 1mA$

* output loop:


$-5 + 2.5 * 1 + V_{DS} = 0$

$V_{DS} = 2.5V$

check

$V_{DS} > V_{DS(sat)}$
 \downarrow
 2.5
 \downarrow
 $V_{GSQ} - V_{TN}$
 \checkmark

Saturation mode → Amplifier



* from input loop


↓
 V_{GS} then → I_D

* from output loop

↓
 V_{DS}

No: Date:

AC Analysis:



$$g_m = 2\sqrt{K_n I_{DQ}} = 1.79 \text{ mA/V}$$

$$r_o = \frac{1}{\lambda I_{DQ}} = 50 \text{ k}\Omega$$

$$A_v = \frac{v_o}{v_s}$$

$$v_o = -g_m v_{gs} (r_o \parallel R_D) \quad \text{--- (1)}$$


$$v_{gs} = v_s \quad \text{--- (2)}$$

② in (1)

$$A_v = -g_m (r_o \parallel R_D) = -4.26$$

$$R_o = r_o \parallel R_D, \quad \text{--- (3)}$$

$$R_i = \infty \rightarrow \text{no resistance.}$$



- * N-MOSFET
- * Enhancement mode
- * Common Source.


Given: $V_{TN} = 1.5V$
 $K_n = 0.5 \text{ mA/V}^2$
 $\lambda = 0.01 \text{ V}^{-1}$

DC Analysis → (1) Q-pt values
 (2) DC load line ($I_D \propto V_{DS}$)

AC Analysis → (3) $A_v = \frac{V_o}{V_i}$
 (4) R_i
 (5) R_o
 (6) AC load line

DC Analysis:

→ DC eq ckt:



• $R_{th} = R_1 \parallel R_2$
 • $V_{th} = V_{DD} \frac{R_2}{R_1 + R_2}$

input loop:

$-V_{th} + R_{th} I_{GS} + V_{GS} = 0$

$V_{GS} = V_{th} = 2.91 \text{ V}$

→ $I_{DQ} = K_n (V_{GS} - V_{TN})^2 = 1 \text{ mA}$

output loop:

$-V_{DD} + R_D I_D + V_{DS} = 0$

$V_{DS} = 5 \text{ V}$

check!

$V_{DS} > V_{DS}(\text{sat})$


$5 > (V_{GS} - V_{TN})$

$5 > (2.91 - 1.5)$

Yes: Saturation mode ✓

AC Analysis:

→ AC eq ckt



$$A_v = \frac{v_o}{v_s}$$

$$\rightarrow v_o = (-g_m v_{gs})(R_D // r_o) \quad \dots (1)$$

$$r_o = \frac{1}{\lambda I_{DQ}} \quad \Omega$$

$$\rightarrow v_{gs} = v_s \frac{R_1 // R_2}{R_1 // R_2 + R_{si}} \quad \dots (2)$$

Q in (1)

$$A_v = \frac{v_o}{v_s} = \frac{-g_m (r_o // R_D) (R_1 // R_2)}{R_1 // R_2 + R_{si}} = -5.62$$

$$(4) R_{si} = \frac{v_x}{i_x} = R_1 // R_2 = 20.6 \text{ k}\Omega$$


$$(5) R_D = \frac{v_x}{i_x} = r_o // R_D = 4.76 \text{ k}\Omega$$

(6) AC load line ($i_d \propto v_{DS}$)

$$i_d = \frac{-v_{DS}}{R_D} \Rightarrow \text{slope} = \frac{-1}{R_D}$$

why neglect $-1.9V$

V_{GS} must be $> V_{TN}$



$(V_{GS}) -1.9 < 0.8 (V_{TN}) \rightarrow$ not valid!

choose value of $V_{GS} = 1.5V$

$$\rightarrow I_D = k_n (V_{GS} - V_{TN})^2$$

$\begin{matrix} 1mA & 1.5 & 0.8 \end{matrix}$


$$I_{DQ} = 0.5mA$$

* Ac Analysis

\rightarrow Ac eq ckt.

$$g_m = 2\sqrt{k_n I_{DQ}} = 1.414 mA/V$$

$R_D = \infty$




$$V_o = -g_m V_{GS} R_D \quad \dots (1)$$

$$-V_s + V_{GS} + R_s g_m V_{GS} = 0$$

$$V_{GS} = \frac{V_s}{1 + g_m R_s} \quad \dots (2)$$

$$\therefore A_v = \frac{-g_m R_D}{1 + g_m R_s} = -5.8$$

Ex



Given:

$V_{TN} = 1V$

$k_n = 1mA/V$

$\lambda = 0$


Find: (1) $A_N = \frac{v_o}{v_i}$

(2) R_i

(3) R_o

* DC Analysis: CG Amplifier
 → MOSFET Enhancement mode

Dc eq ckt



$I_{DQ} = I_{Q1} = 1mA$ (Current Source)

$I_D = k_n (V_{GS} - V_{TN})^2$
 $V_{GSQ} = 2V$

$V_{DSQ} = ?$
 $\Rightarrow -5 + R_D I_D + V_{DS} - V_{GS} - I_Q R_G = 0$


$V_{DSQ} = 3V$

$V_{DSQ} > V_{DS} (SAT)$

$V_{GS} - V_{TN}$

$3 > 1$

∴ Saturation Mode



Given :

$$k_n = 1 \text{ mA/V}^2$$

$$\lambda = 0 \rightarrow r_o = \infty$$

$$V_{TN} = 0.8 \text{ V}$$

$$\text{Find } A_N = \frac{V_o}{V_s}$$



→ N MOSFET

→ Enhancement mode

→ CS

DC Analysis:

→ DC eq CKT



→ $I = ?$

$$-5 + R_1 I + R_2 I + (-5) = 0$$

$$I = \frac{10}{R_1 + R_2}$$

$$V_{th} = V_{o.c} = R_2 I + (-5) = -3.25 \text{ V}$$

$$\left. \begin{aligned} \text{or just: } V_{th} = V_{o.c} &= \frac{(V^+ - V^-) \times R_2}{R_1 + R_2} \end{aligned} \right\}$$

input loop:

$$-V_{th} + I_{in} R_{th} + V_{GS} + R_S I_S - 5 = 0$$

$$\rightarrow 3.25 + V_{GS} + 0.5 I_D - 5 = 0 \quad \dots (1)$$

$$I_D = k_n (V_{GS} - V_{TN})^2 \quad \dots (2)$$

Sub (2) in (1):

$$3.25 + V_{GS} + 0.5 \times k_n (V_{GS} - V_{TN})^2 - 5 = 0$$

$$V_{GS} = 1.5 \text{ V or } -1.9 \text{ V}$$

$$V_{GS}^2 + 0.4 V_{GS} - 2.36 = 0$$

→


↓ neglect this

AC Analysis

* AC eq ckt.

$$r_o = \infty$$

$$g_m = 2\sqrt{K_n I_{DQ}} = 2 \text{ mA/V}$$



$$A_v = \frac{V_o}{V_i}$$

$$V_o = -g_m V_{gs} (R_D \parallel R_L) \quad \text{--- (1)}$$

$V_i \rightarrow$

$$\text{[KVL]: } V_{gs} + R_{si} g_m V_{gs} + V_i = 0$$

$$V_{gs} = \frac{-V_i}{1 + R_{si} g_m} \quad \text{--- (2)}$$

Sub (2) in (1)


$$V_o = \frac{V_i g_m (R_D \parallel R_L)}{1 + R_{si} g_m}$$

$$\therefore A_v = \frac{V_o}{V_i} = \frac{g_m (R_D \parallel R_L)}{1 + R_{si} g_m} = 0.06$$


$$R_i = \frac{V_x}{I_x}$$

$$= \frac{-V_{gs}}{-g_m V_{gs}}$$

$$R_i = \frac{1}{g_m} = 500 \Omega$$



$$R_o = \frac{U_x}{I_x}$$



$$V_{gs} + g_m V_{gs} + R_i I_x = 0$$

$$V_{gs} (1 + g_m R_i) = 0$$


$$\therefore V_{gs} = 0 \rightarrow g_m V_{gs} = 0 \text{ (open ckt)}$$

$$\rightarrow R_o = R_D = 4 \text{ k}\Omega$$

Frequency Response of Amplifier CKT:

look into the frequency of input signal → there's a range!

in general:



gain
ج
اللي
كنا
نعميه

الفئة لفر.
فL > f; اذا
المرحلة لفرية
gain low
غير خطية (غير خطية)
بأدي ك صوت
distortion.

Bandwidth of the Amplifier (BW)
BW = fH - fL
High frequency Range

fH, fL: High low frequency or corner frequency or Breakpoint frequency or 3dB frequency

3dB Frequency?

$$|Av(f)|_{dB} = 20 \log_{10} |Av(f)|$$

→ fH & fL are due to the capacitors in the Amp. CKT.

→ Types of capacitors in Amp CKT.

- (1) Coupling & Bypass
- (2) Load & Transistor

