
10

smi)e tor life

 $r=12 \rightarrow not common$   $0,1,2,\ldots,a,b$ 

= 64 k



		مه عشي و لياق الأغمة.
	No	
	(46,6875/10)= iAleger	
	Convert Integer	180
الازگاران	46÷2 23 23÷2 11	R [ 50 ] [ 5 ] [ 5 ] [ 5] [ 5] [ 5] [ 5]
	11 ÷ 2 5 5 ÷ 2 2 2 ÷ 2 1	1 2000
	1 ÷ 2	I M3D
الأرقا) (	$(46)_{10} = (161110)_{2}$ $3.6875 \times 2$ $3.75 \times 2$ $3.5 \times 2$ $3.5 \times 2$	2 1.3 75  (0. 75  1.5  1.5  1.5  1.5  1.5  1.5  1.5  1
7	(0.6275) = ((	
آنر التي بدن معنه	(101110.1011)2	

No. = (231.406) 8 × (153.513)10  $R \rightarrow (0 \rightarrow 7)$ (1)153/8 Truncate. LSD 19 19/8 2 MZD 2/8 2 M 3D 2 0.513x 8 O 41.104 No round 0.104 X8 8 35 O. 835 X 3 6), 65 6 130 4 5 Round 0.656X8 5. Ţ 6.46 75 -0-4375 6.410 0.440  $\times (423)_{10} = (1A7)_{16}$ R Q 423/16 13D 26 F 26/16 10 0 MSP 1/16

No. 46-32 = 14 1=5 5 4 3 2 1 0 , -1 -2 -3-4 1011.0.1011 14-8 = 6 i = 3 i = 26-4 2  $\dot{c} = 1$ 2 - 2 0.6875 - 0.5 = 0.18750.1875 - 0.125 = 0.06250.6625 - 6.6625 = 00.25 0.125 0.0625 64 32 16 8 4 2 1. 05 0 (108.25) 1 . 0.5 0.25 00.0. 512 64 4

$$\times = 2^{\circ}$$

\* Octal to binary hexa to binarg

 $\times (673.12)_{8} = (110 111 011 .001 010)_{2}$   $\times (346.0)_{6} = (0011 1010 0110 .1100)$ 


( Point ) ine no Isie (c) &

×(635.177)

00010 611 101, - 601 111 11/000

 $\frac{(365)_{r} = (194)_{10}}{3r^{2} + 6r' + 5 \times r^{0} = 194}$   $3r^{2} + 6r + 5 - 194 = 0$ 

(r-7)(r+q)=0



smi)e tor life

$$= [\log_{2} 10]$$

$$= [\log_{2} 2]$$

$$= 4$$

$$r^{n} \ge M > r^{n-1} \qquad 2^{q} = 512$$

$$n = [\log_{2} 365] = [\log_{2} 2^{n}] = 9$$

$$365 \rightarrow n = [\log_{2} 365] \qquad r^{n} \rightarrow 8^{3} = 512$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$


$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$n = [\log_{2} 8] = 3$$

$$r \quad \text{Maximum "M"} \rightarrow r^{n}$$

$$r \quad \text{Maximum "M"}$$



 $\mathcal{Z}(X,y) = X \cdot y = X^{\prime}y = Xy$ لے حمل رفی أنه 2 معقد 2-vari de Zequals X AND y Z=1 if and only if x=-1 AND y=-1Z=0  $\overline{C} = 1$  C = 0\* CMOS transistors - ilp goeinal 56 L(A,B,C,D)=A.D+A.B.c.

2-16
Bconic resim el ais aciditel 12 3 4


No.


L= A. B. C. D. E. F


A.B.C


B D


P.E. F











$$(x+y) \cdot \overline{x}, \overline{g} \stackrel{?}{=} 0,$$

$$\overline{x} \cdot \overline{y} \cdot x + \overline{x} \cdot y \cdot y \quad A \cdot \overline{A} = 0$$

$$x \cdot \overline{y} \cdot x + \overline{x} \cdot y \cdot y \quad A \cdot \overline{A} = 0$$

$$x \cdot \overline{y} \cdot x + \overline{x} \cdot y \cdot y \quad A \cdot \overline{A} = 0$$

$$x \cdot \overline{y} \cdot x + \overline{x} \cdot y \cdot y \quad A \cdot \overline{A} = 0$$

$$x \cdot \overline{y} \cdot x + \overline{x} \cdot y \cdot y \quad A \cdot \overline{A} = 0$$

$$x \cdot \overline{y} \cdot x \cdot y \cdot \overline{y} \cdot \overline{x} + x \cdot y \cdot \overline{y} \quad A \cdot \overline{A} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} + x \cdot y \cdot \overline{y} \quad A \cdot \overline{A} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{y} \cdot \overline{y} \cdot \overline{y} = 0$$

$$x \cdot \overline{$$

(a/+bc). d/+e

Empelose dlas X التركين على الأقوالير

(a. (b+=)+d). ē

في السؤال صوالاقواس

الأقواله الرّيادم الهيم ما بندط عليها خرةً .

- = x '97 + x '97 + x 7 (+) of of Il ils abi to 3-terms slo 55in

Literals > X Theid weren X

Osle = constant a 1 => function co' is i i too

 $X = (X, g, Z) = X \cdot g \cdot Z + \overline{X} \cdot \overline{Z} (X + \overline{y})$   $= \sum_{N \in \mathbb{N}} N \circ N = \text{tandard} \qquad (9 \text{ missing})$   $= X \cdot \overline{g} \cdot \overline{Z} + \overline{X} \cdot \overline{Z} \qquad (2 \text{ AND term})$ 

C> sum of product = product term

product of sums (POS)

\* binary ⇒ n variables minterms = 2" = AND  $maxterms = 2^h \leftarrow \alpha R$ 

) + 4

smi)e,, III

	NO.
	$F(x,y) = \overline{x}y + xy  SOP \mid SOM$
	$G(x, 9) = (\bar{x} + \bar{9}) \cdot (x + \bar{y})$ pos/POM
-	
	* m = minterns mi index
	$m_0 = \overline{X}\overline{y}\overline{z}$
	Minterms
	$0 \rightarrow comptement$
	$M_{\perp} = \overline{X} \overline{y} \overline{z}$
	$m_2 = \overline{X} \cdot \overline{Y} \cdot \overline{Z}$
	olo marken solven solven
	$m_3$
	* M = Maxterms Mi
	11
	$M_0 = X + y + 7$
	$M_1 = X + 9 + \overline{2}$
	$M_2 = X + \overline{y} + \overline{z}$
421	
111	Taja sec Misel Jajo le 4 00 kd pt 7
247	
111	1 [15], ,, & ,,

Max term

complement

M13 = 0 + b + c + d

1101

\* mi = H;  $\mathcal{L}_{i} = \overline{m_{i}}$ 

ما يحون كل Minterms موجودته بعطينا الحوال 1

O olayl Liber is Maxterms, is Il .x

 $+ F(x,y) = \overline{X}y + \overline{X}y + \overline{X}y + \overline{X}y = 1$ 

\* G(x, q)= (\(\bar{X} + \bar{y}\). (\(\bar{X} + \bar{q}\)), (\(\bar{X} + \bar{q}\)) (\(\bar{X} + \bar{q}\)) = 0

العلامة يسعع complement

		J	Hinimum No	imber of or	les <
		No.			-: Minderms-!
	XY	$m_o = \overline{X} \overline{Q}$			
	0 0	<u> </u>	•	J	_
	1 0	0	1	0	<u> </u>
	1 0	0	Ó		<u> </u>
	1	Ö	0	Ó	
	× F (	x,9)= x 5	+ X q		
			+ m 2		
	_		Λλ	7 11	7
	-X Y		/" <u>  = :X</u>	+ 9 M2 =	$\overline{X} + y = M_3 = \overline{X} + \overline{y}$
	0 0	0			
	0 1		<u>O</u>	]	
	1 0	<u> </u>		1 0	1
	1 1	1	1		
		Maxterm <sub>3</sub>		= 0	
			ر <sup>ح</sup> یون عندها	<u> </u>	] 1 2
······	Ma	X term : - M	axiMam N	umber of	ones
			distrib		
	XF,	$= M_1 + M_4$	+ M <sub>7</sub>		
	﴿ السي الحق	عد المتغيرات ا	lie des p	₩ ←	
	ام زی ونا	Too dist mo	عنده المحرد	ه کا	
		varibles			
<b>C</b>		عون انكم لا	•		
_		•	_		
7 1 1 1 1 1 1		[4] è inic	بو م	,	
.,					

No.
Punction) [ Evi i, TZ, off rows ) 1 =
$F(A,B,C,D,E) = m_2 + m_3 + m_{17} + m_{23}$
function = 1 -> 41
$j = j_0 = j_0 = raws 11 se \times 2 = 32 - 4 = 28$
$2 = 32 - 4 = 28$ $2 = 32 - 4 = 28$ $4 + (X,y) = X + \overline{X} + \overline{Y} + 80P$
x y f
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$= \frac{X \cdot (\overline{z}y + \overline{y}) + (\overline{x} \cdot \overline{y})}{= Xy + X \cdot \overline{y} + \overline{x} \cdot \overline{y}}$ $= M_3 + M_2 + M_0$
$= m_{6} + m_{2} + m_{3}$ $= 2m(0, 2, 3)$

```
XF(A,B,C) = AO(B+B)O(C+c)+BCO(A+A)
                                                                                                                                                                                                                           Missing) 20 AND Ja =
                                                                                                                                                                                                                             · variable
                                                                                                                  =2 (1,4,5,6,7)

\begin{array}{lll}
\times f(X, y, \overline{Z} = X + \overline{X} \overline{y} \quad \text{"POM"} & \text{Lie odded} \\
&= (X + \overline{X}), (X + \overline{y}) \quad \text{Lie odded} \\
&= (X + \overline{y}) + \text{Himtering} \quad \text{"POS"} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}) + \overline{Z}, \overline{Z} \quad \text{Theom'' of S} \\
&= (X + \overline{y}
                                                                                         T M (213)
                           product
        X f(A,B,C)=(AC'+BC)+A'B' POME
                                                                                                                                               =(A'+c'+B). (B'+c+A)
=(A'+B+c).(A+B'+c) POS, PON
                                                                                                                                                                                M = · M2 = IT M(2,5)
```

	Light A O P
	movement, i
	A R F
	0 0 0
	0 ) \
	1 0 0
	1 1 0
	*A'B'C + A
	=A+B'C
	⇒ Gate Input Cost €
	ABC+D
***************************************	
<i>~</i>	Single literal wires 11 amin x
	ternais Sib getes la
()	F=BD+AB'C+ABCP'
	G=11 , GN=14
	mini mum GN
	الأدم لل
	Prosit least cosit

X Cost Criteria El New Circuit : )1 our ison F(A,B,C,P) = (ABCDD'). C single Simplication da 8 gio X  $F(A,B,C) = AB + BC + C \cdot (\overline{A} + \overline{B})$ G=L+4=11 GN=13


X oslistly isophuso c'em

Scanned by CamScanner

X Karnaugh Maps (k-map)2 g ugers  $\rightarrow$  cells  $F(x, y) = \sum_{m \in xy} m_{xy} = \sum_{xy} m_{x$ 

adjecent -

1-variable sistail



$$F(x,y) = \mathcal{E}_{m}(2,3) = xy + xy$$


$$= x(y+y)$$

$$X-G(a,b)=a+b$$
=  $E_{1}(1,2,3)$ 
=  $\overline{X}y + x\overline{y} + \overline{X}y$ 
=  $\overline{X}y + x(\overline{y} + y)$ 

$$= \overline{X} y + X$$


$$= X + \overline{X} y$$


$$= X + y$$



\* Three Variable k-Maps -> childrite


m. & m. - adjacent.





\*Rect (0, 2, 8, 10) = 
$$\overline{B}\overline{D}$$
  
\*Rect (0, 1, 8, 9) =  $\overline{B}\overline{c}$   
\*Rect (3, 7, 11, 15) =  $\overline{C}$   
\*Rect (4, 6, 12, 14) =  $\overline{B}\overline{D}$   
\*Rect (4, 5, 12, 13) =  $\overline{B}\overline{c}$ 

\* Rect (8,9,10,11) = AB




\* Rect 
$$(0,2,8,10) = \overline{X}\overline{Z}$$
  
\* Rect  $(0,2,4,6) = \overline{W}\overline{Z}$   
\* Rect  $(5,7,13,15) = XZ$ 


$${}^{?} \times F(W, X, Y, Z) =$$
 ${}^{?} \times F(W, X, Y, Z) =$ 
 ${}^{?} \times F(W, X, Y$ 


$$F(W, y, y, z) = \frac{1}{x^2 + w^2 + x^2}$$


$$\Rightarrow G_{11} = 6 + 3 + 3$$

$$= 1^2$$









Subject		
Date		لااريخ. /
2 -	tri state buffer	
leli gul	61 0500 od) EVEN 00 p	*A-Q
2	5 120 Hi-E	
	tri state buffers	
	Jacks & a los mines no pose.	
		harlet be
ate	least (n'-1) buffer	engle
Hi.	- 7	11111
	estrobets d'èl F-il	<
		A.
X ho	w many valid out comb	ination
	2n+1	
	tri state	, )
EN	buffer It state	000 M ( ) M
•	يه (لرقر كابه	
	Allingate 5?	de
		30.1

Puler Design Fundamentals, 44

### Tri-State Buffer (3-State Buffer)

For the symbol and truth table, IN is the data input, and EN is the control input

بغضالنظر دلعاًأاً

For (EN = 0) regardless of the value on IN (denoted by X), the wenable output value is Hi-Z Switch It State of Truth Table of Truth Table

For (EN = 1), the output value follows the input value

	Symbol
IN	OUT
EN	


ĖN	·IN	ÓUT
. 0	X	Hi-Z
1	0	0
1	1	1

Chapter 2 - Part 3 14

#### Resolving 3-State values on a Connection

Connection of two tri-state buffer outputs,  $B_1$  and  $B_0$ , to a wire, OL (Output Line)  $\rightarrow$  Multiplexed Output

	*		*	->	4	48
ENI	$EN_{o}$	$IN_I$	$IN_{\theta}$	$B_I$	$B_{\theta}$	OL
0	0	X	X	- Hi- 2	H7-7	Hi- Z
0	1	X	0	7-14	0	0
0	1	X	1	Hi- E		1
1	0	0	X	0	Hi-Z	0
1	0	1	X	1	Hi-2	1
1	1	0	0	0	0	0
1	1	1	1	1	1	1
1	1	0	1	0	1	
1	1	1	0	(	0	
	West of the second of the seco					



#### Resolving 3-State Values on a Conne

Connection of two tri-state buffer outputs, B₁ an wire, OL (Output Line) → Multiplexed Output

-0.

	Hi-Z~ Hi-Z > Hi-Z
	Hi- 2~0 -> 0
ine	Hi-Z~1 → 1
HHL	0~0 -> 0
	1~1 -1
an	0~1 ] fire
t	1~0 4

							1	
	$EN_{I}$	$EN_{o}$	$IN_I$	$IN_{0}$	$B_I$	$B_{\theta}$		apt 16016
	0	0	X	X	Hi-Z	Hi-Z	Hi-Z	
	0	1	X	0	Hi-Z	0	0	$IN_0 \longrightarrow B_0$
	0	1	X	1	Hi-Z	1	1	FN <sub>2</sub> OL
	1	0	0	X	0	Hi-Z	0	2110
	1	0	1	X	1	Hi-Z	1	$\left(\begin{array}{c} IN_1 \end{array}\right)$
	1	1	0	0	0	0	(0)	EN <sub>1</sub>
	1	1	1	1	1	1	U	A
	1	1	$\frac{1}{\theta}$	1	0	1	Fire	ما یکونوا در
	1	1	1	0	1	0	Fire	Lienie EN 11
Danie.	A Deag	of denon 2 to		منععن	نتتخلوا مع	in se lo	ال يوني	اله المحات المستغلم مح بعض Chapter 2 - Part 3 18

= [ \*at least (n-1) must be in Hi - 7 Resolving 3-State Values on a Connection 2n+1 = valid 11, sec Resulting Rule: At least one buffer output value must be Hi-Z. Why? • Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are His Z, then high currents can occur, destroying or damaging the circuit How many valid buffer output combinations exist? → \* 5 valid output combination What is the rule for "n" tri-state buffers connected to Haller one the wire OLP EN=1 At least "n-1" buffer outputs must be Hi-Z How many valid buffer output combinations exist? = Each of the n-buffers can have a or 1 output with all others at Hi-Z Also all buffers can be Hi-Z. So there are 2n + 1 valid combinations. Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> States © 2008 Pearson Education, Inc. Data-Seledor EN ENO alcapion thispx Tri-State Logic Circuit «ctive at the same tine Data Selection Function: If s = 0,  $OL = IN_0$ , else  $OL = IN_1$ Performing data selection with tri-state buffers: Hiz is all firms 5 ( is surrely 2 ) INO EN, IN  $IN_0$  $EN_0$ OL0 0 1 X 0 EN<sub>0</sub> 0 0 1 X 1 1 IN<sub>1</sub> 0 0 X 0 EN X Since  $EN_0 = \overline{s}$  and  $EN_1 = s$ , one of the two buffer outputs is always Hi-Z. one of them will be active S 120 12, Chapter 2 - Part 3

## Logic Functions using Tri-State Buffers

Implement AND gate using 3-State buffers and inverters

F	(X,	Y)	=	Χ.	Y
	, ,	/		4 4 4	1

Use X as control input:

L	When	X =	0, F	= (	<u>)</u> regai	rdless	of th	ie v	alue	of	Y
	,				1						

-		-						
	When	X	=	1,	F	=	Y	

		_
	11	11' - /
V	10-	she of sul
X	00	3 li armo

X	Y	F
0	0	$\theta$
$\theta$	1	0
1	0	0
1	1	1


X de stiratere 1 0 1 0


X de stiratere 1 0 0


I I I I

Variable

active
tow







Chapter 2 - Part 3

### Logic Functions using Tri-State Buffers


Implement AND gate using 3-State buffers and inverters

$$F(X,Y) = X.Y$$

- Use X as control input:
  - When X = 0, F = 0 regardless of the value of Y
  - When X = 1, F = Y

10 applier Design Fundamentus de

$\mathcal{X}$	Y	$\boldsymbol{\mathit{F}}$			
0	0	0	7	F= X	
0	1	0	7	F- X	
1	0	0	7	F=	4
1	1	1	7		
·					
	$\hookrightarrow$	لون في			



Scanned by CamScanner

## Logic Functions using Tri-State Buffers

Implement the following function using 3-State buffers

and inverters:  $F(w, x, y) = \overline{w}x + w\overline{y} + xy$ 


Use was control input: by as so

When w = 0, F = x regardless of the value of Y

• 14	hen	$\overline{W}$	=	1
------	-----	----------------	---	---

If 
$$x = 0$$
,  $F = \bar{y}$ 

$$= If x = 1, F = 1$$




W	X	y	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Chapter 2 - Part 3

## Logic Functions using Tri-State Buffers

Write the Boolean expression of F(A, B, C) given the diagram below:



rd Computer Design Fundamentalis, 4e pirf Sides Passon Education, Inc.

Chapter 2 - Part 3

25

## Odd and Even Functions

The 1s of an *odd function* correspond to minterms having an index with an odd number of 1s.

		(	10c	)	, 6	110
		0	1	3	2	
	x	4	5	7	6	
100	4	1				
				111	ı	

			(	:		
	0	1	3	2		
		1		1		
	4	5	7	6		
	1		1			
	12	13	15	14	B	
A		1		1		
4.4	8	9	11	10		
	1		1			
	D			_		

The 1s of an *even function* correspond to minterms having an index with an even number of 1s.


000			011	,
	0	I	3	2
x	4	5 1	7	6
		2	Z	

,			C	;	
	0 1	1	3	2	
	4	5	7	6	
. 1	12	13	15 1	14	В
· A	8	9 1	11	10	
			D		
Chapter 2 - Part 3					34

l Copular Design Fundamentials, de d<sup>i</sup> Sistes wich Educaton, Ive

## Combinational Circuits

- A combinational logic circuit has:
  - A set of m Boolean inputs,
  - , A set of n Boolean outputs, and
  - switching functions, each mapping the 2m input combinations to an output such that the current output depends only on the current input values
- A block diagram:



m Boolean Inputs

n Boolean Outputs

Chapter 3 - Part 1

### Design Procedure

#### تحصيف المواجئات 1. Specification

Write a specification for the circuit if one is not already available. What does the circuit do? Including names or symbols for inputs and outputs

#### 2. Formulation

- Derive a truth table or initial Boolean equations
- that define the required relationships between the inputs and outputs, if not in the specification

#### 3. Optimization

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters

# Design Procedure

4. Technology Mapping

Map the logic diagram to the implementation

Map the logic doctor technology selected

5. Verification

5. Verification

The second design of the final d

Logic and Computer Design Fundamentals, 4e Fraesthant<sup>®</sup> Skiles © 2008 Pearson Education, Inc. Chapter 3 - Part 1

## Design Example1

Specification: Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F, such that F = 1 when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's  $\geq 2$ )

• This is called *majority function* (i.e. majority of inputs must be for the function to be 1)

Formulation: Zeil 26, 013 05


X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	0	.0
0	i	1)	1
1	0	0	0
(i)	0	(1)	1
1	Ĩ)	Q	1
1	1)	1	1

Logic and Computer Design Fundamentals, 4± Foxed reint Folder D 2008 Painton Education Inc.

Scanned by CamScanner




Optimization:
$$(X,Y,Z) = XY + XZ + YZ$$



, Technology Mapping:

Mapping with a library containing inverters, 2-input AND, 2-input



Chapter 3 - Part 1

## Design Example2

بعوی اهن بیعطین رمج Specification:-Design a combinational م circuit that compares 2-bit Binary number (A, B) and produce two outputs  $(O_1, O_0)$ , such that:

$0_10_0 = 00$	When $A = B$ and Both are even
$0_10_0 = 01$	When $A < B$
$0_10_0 = 10$	When $A > B$
$0_10_0 = 11$	When $A = B$ and Both are odd

' Formulation:

1 89	جه	C	11 Jan 1	11
1	$A(A_1A_q)$	$B(B_1B_{\nu})$	0(0,00)	//
0	00	00	00	-
1	00	01	01 7	٨
2	00	10	01	BZH
2	00	11	01	
	01	00	10	A7B A=B
`4 5 6	01	01	11	= A=B
6	. 01	10	01	
7	01	11	01	
1-8	10	00	10	
9	10	01	10	
10	10	10	00	4
, 11	10	11	01	
1/2	11	00	10	
13	11	01	10	-
14	11	10	10	
15	11	11	11	

## Design Example2 Cont.

Optimization and Technology Mapping:

16 \* 2 = 32

اناها کله فاشد 2- K map


O <sub>0</sub>	Colonia de Aspendo Perio des esta esta esta esta esta esta esta es		В	1
	0	1	3 1	1
	4	5 1	7	6
	12	13	15 1	14 A 0
$A_1$	8	9	11	10
		I	30	
$O_1$			1	B <sub>1</sub>
	0	1	3	2
	4	5	7	6
	12	13	15	14
$A_1$	8	9	11	10
			$B_0$	

Chapter 3 - Part 1


mputer Design Fundamentals, 4e Slides on Education, Inc.

## Design Example2 Cont.

Optimization and Technology Mapping:



$$O_1 = A_1 A_0 + A_0 \overline{B_1} + A_1 \overline{B_1}$$



$O_0$			B	1	
	0	1	1	1	
	4	5	7 1	6	1
	12	13	1:1	14	$A_0$
$A_1$	8	9	11	10	
		В	0		
0,	,			B <sub>1</sub>	
1	0	1	3	2	

O	•		B	1	,
	0	1	3	2	
	1	-5	7	6	1
	1	1	1	1	$A_0$
$A_{j}$	1 8	9	11	10	
			$B_0$		

. Chapter 3 - Part 1

12

### Design Example3

#### 1. Specification

Pular Design Full discontinue d

n Education, Inc

- BCD to Excess-3 code converter <-
- Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- · BCD input is labeled A, B, C, D
- Excess-3 output is labeled W, X, Y, Z

# Design Example3 Cont.

	and the second s		
	ABCD	WXYZ	
2. Formulation	0000	0011	
L. I'Ul III	0001	0100	
	0010	0101	
	0011	0110	
	0100	0111	
	0101	1000	
	0110	1001	
	0111	1010	
	1000	1011	
BCD=9 1001 - +3 ⇒Excess 3=12 1100 \$	1001	1100	
+3	1010	XXXX	3
⇒ Excess 3=12 1100	1011	XXXX	,
	1100	XXXX	dont
9<	1101	XXXX	care
	1110	XXXX	
Logic and Computer Design Fundamentals, 4e	1111	XXXX	٦
PowerPoint® Sides © 2008 Fearson Education, Inc.			Chapter 3 - Part 1

## Design Example3 Cont.

optimization 3

W			(		
' '	0	1	3	2	
	4	5 1	7	6	p
A	12 X	13 X	15 X	14 X	В
А	s 1	9	11 X	10 X	
<b>X</b> 7		I	1	С	
Y	0 1	1	3	2	
	4	5	7	6	В
. 1	12 X	13 X	15 X	14 X	
· A	8	9	11 X	10 X	
			D		

X				С		
Λ	0	1	3 1	2		
	4	5	7	6	B	
	12 X	13 X	15 X	14 X	Ь	
Α	8	9	11 X	10 X		
		1	D			
7			(	$\mathcal{C}$		
Z	0	1	3	1		
	4	5	7	6 1	В	
	12 X	13 X	15 X	14 X		
Α	s 1	9	II X	10 X		
		L	)			
	Chapter 3 - Part 1 16					

and Computer Design Fundamentalis, 4e pgigt \$3des

## Design Example3 Cont.

#### 8. Optimization

$$W = A + BC + BD$$

$$X = \bar{B}D + \bar{B}C + B\bar{C}\bar{D}$$

$$Y = \bar{C}\bar{D} + CD$$

$$Z = \overline{D}$$

***			(	;	
W	0	1	3	2	
		-	- Janes Marie	-	
	4	1	1	1	В
-	12	13	15	14	D
	X	CX	CY	LX-	
· A	8	9	и Х	10 X	
		I	)		
*7				C	
Y	0	1	3	2	
	1		1		
	4	5	7 1	6	
			-	1	B
	12 X	13 X	15 X	14 X	
· A	8	9	II X	10 X	
	14		D		

			(	•	
$\mathbf{X}_{\mathbf{I}}$	0	11	1 1		1
	U	1 1	111	1 1	
	†1	5	7	6	В
_	$\begin{bmatrix} 12 \\ X \end{bmatrix}$	X	X	14 X	
A	8	19	l' <sub>X</sub>	10 1 X 1	
		i l	, . )		
		1			
7-			(		-
Z-	0	I	3	]   1	
Z-	0	5		1 1	P
	1 4		3	1 1 X	В
Z-	1 1 12	5	7	1 1	B
	1 1 12 X 8	5 13 X	3 7 7 15 X 11	1 1 X	B


Chapter 3 - Part 1

Scanned by CamScanner

# Design Example3 Cont.

## 4. Technology Mapping

Mapping with a library containing inverters, 2-input AND, 2-input OR



ic and Computer Design Fundamentals, 4e xePoint<sup>©</sup> Stoles 30è Pivation Education, Inc

Chapter 3 - Part 1

## Mapping to NAND gates

- Assumptions:

onpuler Design Fundamentals. Au


- Gate loading and delay are ignored
- Cell library contains an inverter and n-input NAND gates, n = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available
- The mapping is accomplished by:
  - Replacing AND and OR symbols,
  - Pushing inverters through circuit fan-out points,
     and
  - Canceling inverter pairs

نحاف

# costate inverteral de de les l'as

# NAND Mapping Algorithm

Replace ANDs and ORs:





- Repeat the following pair of actions until the is at most one inverter between:
  - A circuit input or driving NAND gate output, and
  - The attached NAND gate inputs. b.

Logic and Computer Design Fundamentals, 4st PowerPoint<sup>©</sup> Slides © 2008 Fearson Education, Inc.

Chapter 3 - Part 1

### NAND Mapping Example





### Mapping to NOR gates

#### Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and *n*-input NOR gates, n = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

#### The mapping is accomplished by:


- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points,
   and
- Canceling inverter pairs

# NOR Mapping Algorithm

1. Replace ANDs and ORs:





- 2. Repeat the following pair of actions until there is at most one inverter between:
  - a. A circuit input or driving NOR gate output, and
  - b. The attached NOR gate inputs.



Logic and Computer Design Fundamentals, 44 PowerPoint<sup>®</sup> Sildes © 2008 Pearson Education, Inc. Chapter 3 - Part 1

### NOR Mapping Example





# Functions and Functional Blocks

The functions considered are those found to be  $v_{e_h}$ 

useful in design each of the functions is

Corresponding to each implementation of the functions is

combinational circuit implementation

functional block

# In the past, functional blocks were packaged medium medium-scale small-scale-integrated small-scale-integrated (MSI), and large-scale-integrated (LSI) circuits

Today, they are often simply implemented within very-large-scale-integrated (VLSI) circuit

Chapter 3

ø

10

## Rudimentary Logic Functions

sor Zero Functions of a single variable X

Can be used on the inputs to functional blocks to implement other than the block's intended function

X	F=0	F = 1	F = X
0	0	1	0
1	0	1	1

Value fixing: a, b

Transferring: c

" Inverting: d

Enabling: next slide


	Vecor Von	
	F	
F = 0	F_0	(c)

(a) (d) (b)

## Enabling Function

- to an output to an input signal to pass through
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed
- The value on the output when it is disable can be gates), 0, or 1

  The value on the output when it is disable can be and transmission x
- When disabled, 0 output
- When disabled, I output




### Decoding

- Decoding: the conversion of an n-bit input code to an m-bit output code with  $n \le m \le 2^n$  such that each valid code word produces a unique output code
- Circuits that perform decoding are called decoders
- Functional blocks for decoding are
  - called *n-to-m line decoders*, where  $m \le 2^n$ , and
  - generate  $2^n$  (or fewer) minterms for the n input variables


## 1-to-2 Line Decoder

- When the decimal value of A equals the subscript of  $D_i$ , that  $D_i$  will be 1 and all others will be 0's
- Only one output is active at a time



Decoders are used to control multiple circuits by enabling only one of them at a time

gic and Computer Design Fundamentals, 4e werf bluf\* Dides 2009 Peamon Education, Inc. Chapter



No more optimization is possible

2

"Note that the 2-to-4 line decoder is made up of two 1-to-2-line decoders and 4 AND gates

Chapter 3 1

# Decoder Expansion n' inputs 2" toutputs

- General procedure given in book for any decoder with n
- This procedure builds a decoder backward from the outputs
  - 1. Let k = n
  - 2. We need 2<sup>k</sup> 2-input AND gates driven as follows:
    - If k is even, drive the gates using two k/2-to-2k/2 decoders
    - If k is odd, drive the gates using one (k+1)/2-to-2(k+1)/2 decoder and one (k-1)/2-to-2(k-1)/2 decoder
  - 3. For each decoder resulting from step2, repeat step2 until k = 1. For k = 1, use 1-to-2 decoder


ward Computer Design Functionnentalis, 4e effort Stides 200 Peason Education, Inc.

## Decoder Expansion - Example

- 3-to-8-line decoder
  - $\circ (k = n = 3)$
  - We need 2<sup>3</sup>(8) 2-input AND gates driven as follows:
  - *k* is odd, so split to:

    - 2-to-4-line decoder 1-to-2-line decoder
  - 2-to-4-line decoder  $\rightarrow k = n = 2$ 
    - We need  $2^2(4)$  2-input AND gates driven as follows:
    - *k* is even, so split to:
      - Two 1-to-2-line decoder
- See next slide for result


## Decoder Expansion - Example 1




## pecoder Expansion - Example 2

6-to-64-line decoder 26=64 k = n = 6

- We need 2<sup>6</sup>(64) 2-input AND gates driven as follows:
  - = Two 3-to-8-line decoders




## Decoder Expansion - Example 2



## Decoder Expansion - Example 3

- 7-to-128-line decoder
  - k = n = 7
  - We need 2<sup>7</sup>(128) 2-input AND gates driven as follows:
  - k is odd, so split to:
    - 4-to-16-line decoder
    - 3-to-8-line decoder
  - 4-to-16-line decoder
    - k = n = 4
    - We need 2<sup>4</sup>(16) 2-input AND gates driven as follows:
    - k is even, so split to:
      - Two 2-to-4-line decoders
  - Complete using known 3-8 and 2-to-4 line decoders




Compare to straight forward design with GN cost of 903

ogic and Computer Design Fundamentals. InwerPoint® Slides 2009 Pearson Education, Inc.

Chapter 3 24

#### Building Larger Decoders

- Method\_1: Decoder Expansion
- Method\_2: Using Small Decoders with Enable input
- Example: 1-to-2 line decoder with enable  $\rightarrow A$ 
  - In general, attach *m-enabling* circuits to the outputs
  - · See truth table below for function
    - Note use of X's to denote both 0 and 1
    - Combination containing two X's represent two binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 2 outputs
  - In this case, it is called a Demultiplexer



# 2)to-4 Line Decoder with Enable

- Attach 4-enabling circuits to the outputs
- See truth table below for function
  - . Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4
  - In this case, it is called a Demultiplexer


$\begin{array}{c c} & D_0 \\ \hline & D_1 \\ \hline \end{array}$	EN	A <sub>1</sub>	A <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
$\begin{array}{c c} Decoder & D_2 \\ \hline D_3 & D_3 \\ \hline \end{array}$	0 0 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1	X 0 0 1 1	X 0 1 0 1	0 1 0 0	0 0 1 0	0 0 0 1	0 0 0 0 0
(C) D2. (C)  ad Computer Design Fundamentals, 449			رر	(a)	ند	الات	- 55


Chapter 3 26

#### 2-to-4 Line Decoder with Enable

- Attach 4-enabling circuits to the outputs
- see truth table below for function
  - · Combination containing two X's represent four binary combinations
- # Alternatively, can be viewed as distributing value of signal EN to 1 of 4


  معلا عليه على على على على على على على على الله على outputs
  - · In this case, it is called a Demultiplexer






# 2-to-4 Decoder using 1-to-2 Decoders and Inverters

			The supposition of the suppositi
$ \begin{array}{cccc} A_1 \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ &$	A <sub>0</sub> 0 1 0 1	$egin{array}{cccccccccccccccccccccccccccccccccccc$	$egin{array}{c cccc} D_2 & D_3 & & & & \\ 0 & 0 & & & & \\ 0 & 0 & & & \\ \hline 1 & & 0 & & \\ 0 & & 1 & & \\ \hline 2^{nd} \ 1\text{-to-2 Decoder} \end{array}$
iter Design Fundamentalis 44 es Education, Inc.		$A_0 \longrightarrow A \qquad D_1 \longrightarrow D_1$ $EN \qquad D_0 \longrightarrow D_2$ $A_0 \longrightarrow A \qquad D_1 \longrightarrow D_3$ $EN \qquad EN \qquad EN$	Chapter





## Combinational Logic Implementation - Decoder and OR Gates

- Implement *m* functions of *n* variables with:
  - Sum-of-minterms expressions SOM
  - One n-to- $2^n$ -line decoder
  - m OR gates, one for each function
  - For each function, the OR gate has k inputs, where k is the number of minterms in the function

#### Approach 1:

- Find the truth table for the functions
- Make a connection to the corresponding OR from the corresponding decoder output wherever a 1 appears in the truth table

#### Approach 2

- · Find the minterms for each output function
- OR the minterms together

### Example1


- Implement function f using decoder and OR gate:
- $|f_{\text{unction}}| = f(x, y, z) = x\overline{z} + \overline{x}y$   $|f_{\text{unction}}| = f(x, y, z) = x\overline{z} + \overline{x}y$   $|f_{\text{unction}}| = x\overline{z} + \overline{x}y$
- $n = 3 \text{ variables} \rightarrow 3\text{-to-8 decoder}$
- One function  $\rightarrow$  One OR gate
- Solution: Convert f to SOM format

Solution: Convert 
$$f$$
 to see  
•  $f = x\bar{z}(y + \bar{y}) + \bar{x}y(z + \bar{z}) = xy\bar{z} + x\bar{y}\bar{z} + \bar{x}yz + \bar{x}y\bar{z}$ 

•  $f(x, y, z) = \sum_{m} (2,3,4,6) \rightarrow 4$ -input OR gate

Decoder is a Minterm Generator

Logic and Computer Design Fundamentals



most significent

#### Example2


Implement function f using decoder and OR gate:

$$f(w,x,y,z) = \sum_{m} (0,4,8,11,12,14,15)$$

$$f(x,y,z) = \sum_{m} (0,4,8,11,12,14,15)$$

- n = 4 variables → 4-to-16 decoder
- One function with 7 minterms  $\rightarrow$  *One 7-input OR gate*

" If number of minterms is greater المال  $\frac{2^n}{2}$ , then design for complement  $F(\overline{F})$  and use NOR gate instead of OR to generate F



Logic and Computer Design Fundamentals, 4e PowerPoint® Sildes © 2008 Fearson Education, Inc.

## Example3

- Implement functions C and S using decoder and OR gates:
- $n = 3 \text{ variables} \rightarrow 3 \text{-to-8 decoder}$
- Two function > Two OR gates
- Solution:
  - $c = \sum_{m} (3)$
  - $s = \sum_{m} (1$

31 14 5	- h			-		
٣. بدور على الماتيجة الناتج = ١	1	0	0	1	0	1
$3,5,6,7) \rightarrow 4$ -input OR gate	2	0	1	0	0	1)
	3	0	1	1		0
$(1,2,4,7) \rightarrow 4$ -input OR gate	4	1	0	0	0	1
	5	1	0	1	$\lceil 1 \rceil$	0
$A_0$ $D_1$	6	1	1	0		0
$D_2$	7	1	1	1		I
$A_1$ $D_3$				•		_

Chapter 3 38

#### Example4

Implement the following set of odd parity functions of

 $(A_7, A_6, A_5, A_4)$ 

 $P_1 = A_7 \oplus A_5 \oplus A_4$ 

 $P_2 = A_7 \oplus A_6 \oplus A_4$ 

 $P_3 = A_7 \oplus A_6 \oplus A_5$ 

Finding sum of minterms expressions

 $P_1 = \Sigma_m(1,2,5,6,8,11,12,15)$ 


 $P_2 = \Sigma_m(1,3,4,6,8,10,13,15)$ 

 $P_3 = \Sigma_m(2,3,4,5,8,9,14,15)$ 

" Find circuit

P Sides

" Is this a good idea?



\* A7, A6, A5, A4

$$P_{1} = A_{7} \oplus A_{5} \oplus A_{4}$$
 $= A_{7} A_{5} A_{4} + A_{7} A_{5} A_{4} + A_{7} A_{5} A_{4} + A_{7} A_{5} A_{4} + A_{7} A_{6} A_{6}$ 
 $(A_{6} + A_{6})$ 
 $(A_{6} + A_{6})$ 

\* مِمَا لَيْنَ وَزِعْنَا ال (مرمه) مِمَا صِلْحَ لِذِي الْمِنَا لِي الْمُعَالِدُ الْمُعَالِدُ الْمُعَالِدُ الْم عن المان عن المان عن المان المعنى عدد الراء) عن المان وصل المان المعنى عدد الراء) عن المان وصل المعالية المعنى ال

$$\frac{1}{A_{7}} \frac{1}{A_{6}} \frac{1}{A_{5}} \frac{1}{A_{4}} + \frac{1}{A_{7}} \frac{1}{A_{6}} \frac{1}{A_{5}} \frac{1}{A_{4}} \frac{1}{A_{5}} \frac{1}{A_{$$

1-15/ (1,2,5,6,8,11,12,15)


Chapter 3 40

### Example 5

Implement function F using 3-to-8 decoder, AND gate and


inverters:  $F(A, B, C) = \sum_{m} (1, 3, 5, 7)$ 

⇒ Solution with 5 inverters: c –




⇒ Solution with 4 inverters:

• 
$$F(A, B, C) = \prod_{M} (0,2,4,6)$$




Scanned by CamScanner




### Encoding


- **Encoding:** the opposite of decoding the conversion of an m-bit input code to a n-bit output code with  $n \le m \le 2^n$  such that each valid code word produces a unique output code
- Circuits that perform encoding are called encoders
- An encoder has  $2^n$  (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears

## 2-to-1 Encoder & 4-to-2 Encoder





Conputer Design Fundamentals, 4e bit States inscr Education, Inc.



## pecimal-to-BCD Encoder

- Inputs: 10 bits corresponding to decimal digits 0 through 9,  $(D_0, ..., D_9)$
- Outputs: 4 bits with BCD codes (A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>)
- Function: If input bit D<sub>i</sub> is a 1, then the output is
  - The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly

Computer Design Fundamentals, 4e of States on Education, Inc.

Chapter 3 50

### Decimal-to-BCD Encoder Cont.

- Input  $D_i$  is a term in equation  $A_j$  if bit  $A_j$  is 1 in the binary value for i
- Equations:

$$A_3 = D_8 + D_9$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_0 = D_1 + D_3 + D_5 + D_7 + D_9$$

\_ at the same time

- " What happens if two inputs are high simultaneously?
  - For example if  $D_3$  and  $D_6$  are high, then the output is 0111 which indicates that only  $D_7$  is high ???
  - · Solution: Establish input priority

## Priority Encoder


- If more than one input value is 1, then the encoder just designed does not work
- One encoder that can accept all possible combinations of input values
   and produce a meaningful result is a priority encoder
- Among the 1s that appear, it selects the most significant input position
- (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position

الدهوريان

- *High priority encoder:* gives priority for the input whose value is 1 and has the highest subscript
- *low priority encoder*: gives priority for the input whose value is 1 and has the lowest subscript
- If all inputs are 0's, what happens?
- $\rightarrow$  Define an output (V) to encode whether the input is valid or not
  - → When all inputs are 0's, V is set to 0 indicating that the input is invalid, otherwise V is set to 1

egic and Computer Design Fundamentals, 4e

PowerPoint<sup>®</sup> Slides D 2002 Pearson Education, Inc



## 4-to-2 High Priority Encoder


#_of_Minterms/ Rows	$D_3$	$D_2$	$D_1$	$D_0$	$A_1$	$A_0$	V
1	0	0	0	0	Х	X	0
1	0	0	0 .	1	0	0	1
2	0	0	1	X	0	1	1
4	0	1	X	X	1	0	1
8	1	X	X	X	1	1	1

$$A_0 = D_3 + \overline{D_3} \, \overline{D_2} D_1$$
  
$$A_0 = D_3 + \overline{D_2} D_1$$

$$A_1 = D_3 + \overline{D_3}D_2 A_1 = D_3 + D_2$$

$$V = D_3 + D_2 + D_1 + D_0$$
 (b)

(a)



Logic and Computer Design Fundamentals, 4e

## 5-input Priority Encoder

Priority encoder with 5 inputs  $(D_4, D_3, D_2, D_1, D_0)$  - highest priority to most significant 1 present - Code outputs  $A_2$ ,  $A_1$ ,  $A_0$  and V where V indicates at least one 1 present

	Acres de la companya									
No. of Min-		I	nputs			Outputs				
terms/Row	$D_4$	$D_3$	$\mathbf{D_2}$	$\mathbf{D}_{1}$	$D_0$	$A_2$	$A_1$	$A_0$	V	
1	0	0	0	0	0	X	X	X	0	
1	0	0	0	0	1	0	0	0	1	0
2	0	0	0	1	X	0	0	1	1	١
4	0	0	1	X	X	0	1	0	1	2
8	0	1	X	X	X	0	1	1	1	3
16	1	X	X	X	X	1	0	0	1	14

X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

## 5-input Priority Encoder Cont.

 Could use a K-map to get equations, but can be read directly from table and manually optimized if careful;

$$A_2 = D_4$$

$$A_1 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 D_2 = \overline{D}_4 (D_3 + D_2)$$

$$A_1 = \overline{D}_4 D_3 + \overline{D}_4 D_2$$

$$A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 \overline{D}_2 D_1 = \overline{D}_4 (D_3 + \overline{D}_2 D_1)$$

$$A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_2 D_1$$

$$V = D_4 + D_3 + D_2 + D_1 + D_0$$

cogo and computer Design Fundamentats, 4e PowerPoint® Slides © 2008 Pearson Education, Inc. Chapter 3 60


### Selecting

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
- A set of information inputs from which the selection is made
- A single output
- ⇒ A set of control lines for making the selection
- Logic circuits that perform selecting are called multiplexers
- Selecting can also be done by three-state logic

## Multiplexers (MUX) (Data Selectors)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs  $(S_{n-1}, \ldots S_0)$ called selection inputs,  $2^n$  information inputs  $(I_{2^{n-1}}, \dots)$  $I_0$ ), and one output Y
- A multiplexer can be designed to have m information inputs with  $m < 2^n$  as well as n selection inputs

Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires



Chapter 3 62

S

0

Y

 $I_0$ 

 $I_1$ 



كالفط المعتاد control inputs Home output

\* معبية إلا العرول

Since  $2 = 2^1, (n = 1)$ 

The single selection variable S has two values:

41					
	S =	0	selects	input	$\underline{I_0}$


	S = 1 selects	input	I.
•	S-1 screets	2226	


The equation:

$$Y = \overline{S}I_0 + SI_1$$

The circuit:

	0	0	0 .	0	
	0	0	1	1	$Y = I_0$
	0	1	0	0	$I - I_0$
	0	1	1	1	
1	1	0	0	0	
	1	0	1	0	$Y = I_1$
	1	1	0	1	
	1	1	1	1	





Chapter 3

### 4-to-1-Line MUX

- <sup>n</sup> Since  $4 = 2^2$ , n = 2
- There are two selection variables  $(S_1S_0)$  and they have four values:


	•				_	
0	$S_1S_0 =$	=00	selects	input	$I_0$	
		1	1			

- $S_1S_0 = 01$  selects input  $I_1$
- $S_1S_0 = |10|$  selects input  $|I_2|$
- $S_1S_0 = \boxed{11}$  selects input  $\boxed{I_3}$

	The	equation:
--	-----	-----------

$$Y = \overline{S_1} \, \overline{S_0} I_0 + \overline{S_1} \, S_0 I_1 + S_1 \overline{S_0} \, I_2 + S_1 S_0 I_3$$

$S_1$	$S_0$	Y
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	$I_2$
1	1	$I_3$
		9





Logic and Computer Design Fundamentals, 4e PowerPoint® Silides © 2008 Pearson Education, Inc

Chapter 3 64

### 4-to-1-line MUX Cont.

- 2-to-4-line decoder
- 4 2-input AND gates
- 4-input OR gate





## 2-to-1-Line MUX Cont.

- Note the regions of the multiplexer circuit
  - . 1-to-2-line Decoder
  - . 2 Enabling circuits
  - . 2-input OR gate
- In general, for an  $2^n$ -to-1-line multiplexer:
  - n-to-2<sup>n</sup>-line decoder
  - · 2<sup>n</sup> 2-input AND gate
  - · One 2n-input OR gate


es Fernation, Inc. Chapter 3 66

### Homework

- Implement 8-to-1-Line MUX and 64-to-1 MUX:
  - · How many select lines are needed?
  - · Decoder size?
  - How many 2-input AND gates are needed?
  - What is the size of the OR gate?

## Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer





Logic and Computer Design Fundamentals, 4e Powerfluint<sup>®</sup> Stides © 2008 Fearson Education, Inc

Chapter 3 68

### Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer






Logic and Computer Design Fundamentals, 4e PowerPoint Slides

#### Multiplexer Width Expansion Select "vectors of bits" instead of "bits" Example: 4-to-1-line quad multiplexer $I_0[0]$ $I_1[0]$ $I_3[0]^ D_0 = I_0[1]$ 4-to-1 Quad $I_1[1]^-$ 2-to-4 MUX $I_2[1]$ $\mathsf{Decoder}_{D_2}$ $l_3[1]$ $D_3$ $S_0$ $S_1$ $I_1[3]$ $I_2[3]$ $I_3[3]$ 70 Chapter 3

## Multiplexer Width Expansion Cont.



Other Selection Implementations

School of John Complementations

Three-state logic


In Three-state logic

In Salar Sala


#### Building Large MUXes from Smaller Ones

label 11 ald Pit

4-to-1 MUX using three 2-to-1 MUXes



• 6-to-1 MUX using
two 4-to-1 MUXes
and one 2-to-1 MUX




$S_1$	$S_0$	Y
0	0	I <sub>0</sub>
0	1	$l_1$
1	0	
1	1	$I_3$


$\frac{S_2}{0}$	$S_1$	$S_0$	Y
0	0	0	I <sub>0</sub>
0	0	1	I <sub>1</sub>
0	1	0	I <sub>2</sub>
0	1	1.	I <sub>3</sub>
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	X
1	1	1	X

Scanned by CamScanner 73

## Building Large MUXes from Smaller Ones



6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX



$S_2$	$S_1$	$S_0$	Y
0	0	0	10
0	0	1	I <sub>1</sub>
0	1	0	$I_2$
0	1	1	13
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	X
1	1	1	X

Chapter 3

### Homework

- Build an 8-to-1 MUX using:
  - Two 4-to-1 MUX and one 2-to-1 MUX

- One 4-to-1 MUX and multiple 2-to-1 MUXes → المنافعة ا
- Only 2-to-1 MUXes (How many MUXes are need?)

m function ] (m-bit) 2"-to-1 MUX

## Combinational Logic Implementation

- Multiplexer Approach 1
- Implement m functions of n variables with:
  - Sum-of-minterms expressions
  - An *m*-wide 2<sup>n</sup>-to-1-line multiplexer
- Design:
  - Find the truth table for the functions
  - In the order they appear in the truth table:
    - Apply the <u>function input variables</u> to the multiplexer <u>select</u> inputs  $S_{n-1}, \ldots, S_0$
    - Label the outputs of the multiplexer with the output variables
  - Value-fix the information inputs to the multiplexer using the values from the truth table (for don't cares, apply either 0 or 1)


Logic and Computer Design Fundamentals, 4a PowerPoint® Slides © 2008 Pearson Education, Inc

Chapter 3 76

#### Example1

- Implement the following function using a single MUX based on Approach 1:  $F(x, y, z) = \sum_{m} (0, 5, 7)$
- Solution:
  - Single function  $\rightarrow$  m = 1
  - 3 variables  $\rightarrow$  n = 3  $\rightarrow$  8-to-1 MUX
  - Fill the truth table of *F*

8 inputs



malti Pess				
		Malti.	. Pes-1	1
	x	у	Z	F
0	0	0	0	1
	0	0	1	0
	0	1	0	0
	0	1	1	0-
	1	0	0	0
5	1	0	1	1
	1	1	0	0
7	1	1	1	1

## Example2: Gray to Binary Code

Design a circuit to convert a 3-bit Gray code to a binary code

The formulation gives is the formulation gives the truth table on the right

1	Gray Code ABC	Binary Code XYZ
0	000	000
١	001	001
3	011	010
2	010	011
6	110	100
7	111	101
5	101	110
4	100	111

X = A

Chapter 3

### Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that X = A. However, Y and Z are more complex
- 'Two functions (Y and Z)  $\rightarrow$  m = 2
- ' 3 variables (A, B, and C)  $\rightarrow$  n = 3
- ' Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
  - · connecting A, B, and C to the multiplexer select inputs

fundamentals, de

- ' placing  ${\bf Y}$  and  ${\bf Z}$  on the two multiplexer outputs
- · connecting their respective truth table values to the inputs

	Gray Code ABC	Binary Code XYZ
0	000	000
١	001	001
2	010	011
3	011	010
4	100	111
5	101	110
6	110	100
7	111	101

Chapter 3

### Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that X = A. However, Y and Z are more complex
- Two functions (Y and Z)  $\rightarrow$  m = 2
- 3 variables (A, B, and C)  $\rightarrow$  n = 3
- Functions Y and Z can be implemented using a <u>dual</u> 8-to-1-line multiplexer by:
  - connecting A, B, and C to the multiplexer select inputs


isi Design Fundamentals, de

or Education Ira

- placing Y and Z on the two multiplexer outputs
- connecting their respective truth table values to the inputs

	Gray Code ABC	Binary Code XYZ
0	000	000
١	001	001
2	010	011
3 4	011	010
	100	111
5	101	110
-6	110	100
7	111	101

## Gray to Binary Code Cont.



Logic and Computer Design Fundamentals, 4a PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

Chapter 3

#### Combinational Logic Implementation

- Multiplexer Approach 2


#### $\times$ Implement any m functions of n variables by using:

• An m-wide  $2^{(n-1)}$ -to-1-line multiplexer
• A single inverter if needed


#### Design:

- · Find the truth table for the functions
- Based on the values of the most significant (n-1) variables, separate the truth table rows into pairs
- For each pair and output, define a rudimentary function of the  $\neq$  least significant variable  $(0, 1, X, \overline{X})$
- Connect the most significant (n-1) variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
- ullet Use the inverter to generate the rudimentary function  $\overline{X}$

Logic and Computer Design Fundamentals, 46



Example2: Gray to Binary Code




smi)e for I

## Example2: Gray to Binary Code

2=4e-	Gray Code	Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z
0	000	000		
Ľ	<u>00</u> 1	001	Y = 0	Z = C
1	2 010	011	Y = 1	$Z = \overline{C}$
	3 011	010		
	4 100	111	Y=1	$Z = \overline{C}$
2	5 101	110		
3	d 110	100	Y = 0	Z = C
	7 111	101		
-				

# Gray to Binary Code Cont.

Assign the variables and functions to the multiplexer inputs:



Note that Approach2 reduces the cost by almost half compared to Approach1

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc

Chapter 3

# Demultiplexer (DMUX

- Opposite of multiplexer
- Receives one input and directs it to one from 2<sup>n</sup> outputs based on n-select lines
- Example: 1-to-2 DMUX


<i>I</i> >	1-to-2 DMUX	$ \longrightarrow Q_0 $ $\longrightarrow Q_1$	
	<b></b>		

$$Q_0 = \bar{S}I$$
$$Q_1 = SI$$

5	1	$Q_1$	$Q_0$
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

dupput I select le. 5


 $DMUX \equiv Decoder with Enable$ 



Logic and Computer Design Fundamentals, 4e PowerFoir.I® Slides

Chapter 3


# 1-to-4 DMUX




$$Q_2 = S_1 \overline{S_0} I$$

 $Q_3 = S_1 S_0 I$ 

onpular Design Fundamentalis, 48 Slides Son Education, Inc.



$S_1$	$S_0$	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0	I
0	1	0	0	I	0
1	0_	0	I	0	0
1	1	I	0	0	0



Scanned by CamScanner


# Iterative Combinational Circuits

- Arithmetic functions
  - Operate on binary vectors
  - Use the same sub-function in each bit position
- Can design functional block for the sub-function and repeat to obtain functional block for overall function
- Cell: sub-function block
- " Iterative array: array of interconnected cells

idborpuler Design Fundamentals, 4e ford Sides Steams Education, Inc.

Chapter 4 4

Block Diagram of an Iterative Array ANDing/ Teles ne do just of -



- Example: n = 32
  - Number of inputs = 32\*2 + 1 + 1 = 66
  - Truth table rows =  $2^{66}$
  - Equations with up to 66 input variables
  - Equations with huge number of terms
  - Design impractical!
- Iterative array takes advantage of the regularity to make design feasible

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides

Chapter 4 5

#### **Functional Blocks: Addition**

Binary addition used frequently

- Addition Development:

  \*\*Half-Adder (HA): a 2-input bit-wise addition functional block
  - Full-Adder (FA): a 3-input bit-wise addition functional block
  - · Ripple Carry Adder: an iterative perform vector binary addition

# Functional Block: Half-Adder

A 2-input, 1-bit width binary adder that performs the following computations:

A half adder adds two bits to produce a two-bit sum

- The sum is expressed as a sum bit (S) and a carry bit (C)
- The half adder can be specified as a truth table for S and C  $\Rightarrow$

		carrio	W D	4//
X	Y	C	Ś	
0	0	0	0	
0	1	0	1	
1	0	0	1	
1	1	1	0	
	abla	É	$\mathcal{I}$	
		0	Chapter	4


Computer Design Fundamentals, 4e

# Logic Simplification and Implementation: Half-Adder


The K-Map for S, C is:

$$S = X \cdot \overline{Y} + \overline{X} \cdot Y = X \bigoplus Y$$

$$C = X \cdot Y$$



The most common half adder implementation is:



Scanned by CamScanner


\* risol ( ll for sur / half ) as full 1 soit \* carry in ols of Pull) 21 2-bits

### Functional Block: Full-Adder

- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a sum bit (S) and a carry *bit (C)* 
  - For a carry-in (Z) of 0, it is the same as the half-adder:

$\mathbf{Z}$	0	0	0	0
X	0	0	1	1
<u>+Y</u>	+0	+1	+0	+1
C S	0 0	0 1	0 1	10

 For a carry- in (Z) of 1:



Cout

1	1	. 1
0	1	1
+1	+0	+1
10	10	11
	0 + 1	$ \begin{array}{ccc} 0 & 1 \\ +1 & +0 \end{array} $


Logic and Computer Design Fundamentals, 4e FowerPoint® Slides

Chapter 4 9

## Logic Optimization: Full-Adder

Full-Adder Truth Table:

Full-Adder K-Map: -odd - function = XOR



X	Y	$\mathbf{Z}$	C	S
0	0	0	0 -	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1
			•	

 $S = \overline{X}\overline{Y}Z + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XYZ \quad C = XZ + XY + YZ$ 1=05 Sonds zinputs repre-majority function

- The S function is the three-bit XOR function (Odd Function):
- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:  $\Rightarrow \circ C = XY + (X \oplus Y)Z$

Logic and Computer Design Fundamentals, 4e

2008 Pearson Education, Inc.

# Implementation: Full Adder 1-gate je aje sist carry in $HA_2$ $HA_1$ X FA.

k and Computer Design Fundamentals, 4e

erPoint® Slides

1008 Pearson Education, Inc.

Chapter 4


# Binary Adders

- To add multiple operands, we "bundle" logical signals together into vectors and use functional blocks that operate on the vectors
- Example: 4-bit ripple carry adder adds input vectors A(3:0) and B(3:0) to get a sum vector S(3:0)
- Note: carry-out of *cell i* becomes carry-in of *cell i* + 1

Description	Subscript 3 2 1 0	Name
Carry In	0 1 1 0	Ci
Augend		$A_{i}$
Addend	0011	$B_{i}$
Sum.	1110	$S_{i}$
Carry out	0011	$C_{i+1}$

Conputar Dasign Fundameritais, 4e d<sup>i</sup> Sidas Ason Education, top

Chapter 4




# **Unsigned Subtraction**

\* When we subtract one bit from another, two bits are produced: difference bit (D) and borrow bit (B)

- Algorithm:
  - Subtract the subtrahend (N) from the minuend (M)
  - If no end borrow occurs, then M ≥ N and the result is a non-negative number and correct
  - If an end borrow occurs, then N > M and the difference  $(M N + 2^n)$  is subtracted from 2n, and a minus sign is appended to the result


$$\frac{1}{1} = \frac{1}{1} = \frac{1}$$



### Unsigned Subtraction (continued)

- The subtraction,  $2^n D$ , is taking the 2's complement of D
- To do both unsigned addition and unsigned subtraction requires:
  - Addition and Subtraction are performed in parallel and Subtract/Add chooses
     between them
- Quite complex!
- Goal: Shared simpler logic for both addition and subtraction
- Introduce complements as an approach

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Fearson Education, Inc.



### Complements

- For a number system with radix (r), there are two complements:
  - · Diminished Radix Complement
    - Famously known as (r-1)'s complement
    - Examples:
      - 1's complement for radix 2
      - 9's complement for radix 10
    - For a number (N) with n-digits, the diminished radix complement is defined as:

- Radix Complement
  - Famously known as r's complement for radix r
  - Examples:
    - · 2's complement in binary
    - 10's complement in decimal
  - For a number (N) with n-digits, r's complement is defined as:

$$\rightarrow$$
 r"-N, when  $N \neq 0$ 

• 
$$\theta$$
, when  $N=0$ 

and Computer Design Fundamentals, 4e

rPoint® Slides 38 Pearson Education, Inc.

# Diminished Radix Complement = (r-v's complement

- If N is a number of n-digits with radix (r), then
  - N + (r-1)'s complement of N = (r-1)(r-1)(r-1)...(r-1)
  - The (r-1)'s complement can be computed by subtracting each digit from (Example: Find 1's complement of  $(1011)_2$  r=2, n=4• Answer is  $(2^4-1)-(1011)_2=(0100)_2$  Answer is  $(2^4-1)-(1011)_2=(0100)_2$   $(15)_{10}$   $(15)_{10}$   $(15)_{10}$
- - Notice that  $(1011)_2 + (0100)_2 = (1111)_2$  which is (2-1)(2-1)(2-1)(2-1)

Example: Find 9's complement of (45)<sub>10</sub>

- r = 10, n = 2
- Answer is  $(10^2 1) (45)_{10} = (54)_{10}$
- Notice that  $(45)_{10} + (54)_{10} = (99)_{10}$  which is  $(10-1)(10-1)_1$
- r = 8, n = 3 Answer is  $(8^3 1) (671)_8 = (106)_8$

- Notice that  $(671)_8 + (106)_8 = (777)_8$  which is (8-1)(8-1)(8-1)  $(777)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34)_8 = (34$ Kind Computer Design Fundamentals, 4e 777 6671 8

\*N+ (r-1)'s complement of N

4-digits

Example: Find 7's complement of  $(671)_8$  r = 8, n = 3 r = 8, n = 3

15's complement of N = (C5 2 A9) Chapter 4 19

Scanned by CamScanner

# Binary 1's Complement

- For r = 2,  $N = 01110011_2$ , n = 8 (8 digits):  $(r^n - 1) = 256 - 1 = 255_{10}$  or  $111111111_2$
- The 1's complement of <u>0</u>1110011<sub>2</sub> is then:


11111111 | Simple | Binary - binary | Binary -

■ Since the  $2^n-1$  factor consists of all 1's and since 1-0=1 and 1-1=0, the one's complement is obtained by complementing each individual bit (bitwise NOT)

Chapter 4 20

#### Radix Complement = r

(1×16)+(0×16)=16



- > If N  $\neq$  0,  $\stackrel{\star}{r}$ 's complement of N =  $r^n N$ 
  - r's complement = (r-1)'s complement +
  - If N = 0, r's complement of N = 0
- Example: Find 10's complement of (92)(10)
  - r = 10, n = 2
  - $\rightarrow$  Answer is  $10^2 (92)_{10} = (8)_{10}$
  - 99-92-08  $\rightarrow$  • Notice that 9's complement of  $(92)_{10}$  is  $(7)_{10}$
- 10's complement = 9's complement + 1
  - Example: Find 16's complement of (3AE7)<sub>161</sub>
    - r = 16, n = 4
    - Answer is  $16^4 (3AE7)_{16} = (10000)_{16} (3AE7)_{16} = (C519)_{16}$
    - 15's complement =  $(C518)_{16} \rightarrow 16$ 's complement =  $(C518)_{16} + 1 = (C519)_{16}$

C 52 0

X

Chapter 4 21

#### **Binary 2's Complement**

- For r = 2,  $N = 01110011_2$ , n = 8 (8 digits), we have:
  - $(r^n) = 256_{10} \text{ or } 100000000_2$
- The 2's complement of 01110011} is then:

100000000

- -0111001110001101
- Note the result is the 1's complement plus 1, a fact that can be used
- Remember the 2's complement of  $(000..00)_2$  is  $(000..00)_2$
- Complement of a complement restores the number to its original
- The Complement of complement  $N = 2^n (2^n N) = N$ م كانها NOT الا اعلها عدد زد ي بتملع نفسار في

Findamentals of a no ne 11 11

# Alternate 2's Complement Method



- Given: an *n*-bit binary number, beginning at the least significant bit and proceeding upward:
  - Copy all least significant 0's
  - Copy the first 1
  - Complement all bits thereafter
- بدر على أول قبلة digit علية والع بعد عا المعديث بعكيه والمع بعد عا أدادرة 1

- 2's Complement Example: 10010100
  - Copy underlined bits:

100

and complement bits to the left: <u>01101</u>100

ssion Fundamentals, 4e

Chapter 4

# Subtraction with 2's Complement

- For n-digit, unsigned numbers M and N, find M N in
  - \* Add the 2's complement of the subtrahend N to the minuend M:
    - $M N \longrightarrow M + (2^n N) = M N + 2^n$

no end carry VN7M

- If  $M \ge N$ , the sum produces end carry  $2^n$  which is discarded;  $\bigwedge M$ and from above, M-N remains 2- (M - N+) = N-M
- If M < N, the sum does not produce end carry, and from above, is equal to  $2^n - (N - M)$  which is the 2's complement of (N - M)
- To obtain the result -(N-M), take the 2's complement of the sum and place a "-" to its left

<sup>kard Computer Design Fundamenteis, 4e</sup> ePoint® Slides Rearson Education, Inc.

Chapter 4 24 Unsigned 2's Complement Subtraction Example: (M > N)

 $\blacksquare$  Find  $01010100_2 - 01000011_2$ 

01010100 101010100 → 8-bits

- 01000011 2's comp + 10111101 → 8-bits

end carrs 100010001 carrier is and other in the property is and other in the property in the property is and other in the property is and other in the property in the property is and other in the property in the property is and other in the property is and other in the property in the property is and other in the property is and other in the property in the property is and other in the property is an analysis of the property is an analysis

The carry of 1 indicates that no correction of the result is required

\*ازا طلع عندي آآ عز بي على الشال هير آنه الجواب على مانده عكلة و بدن تر دغ مل هو الزآ

Logic and Computer Design Fundamentals, 4e FowerPoint<sup>©</sup> Sildes © 2008 Pearson Education, Inc.

Chapter 4 25

# Unsigned 2's Complement Subtraction Example: (M < N)

Find  $01000011_2 - 01010100_2$ 

01000011 → 8-bits

- 01010100 2's comp + 10101100 → 8-bits

- 11101111 2's comp

2's comp allet

000010001

- The carry of 0 indicates that a correction of the result is required
- Arr Result = -(00010001)

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>e</sup> Slides © 2008 Fearson Education, Inc.

Chapter 4 26

# MUX 2 option

Addion Losi I, Subtaction Issi I,

input Subtraction Addion


# 2's Complement Adder/Subtractor for **Unsigned Numbers**

- Subtraction can be done by addition of the 2's Complement
  - Complement each bit (1's Complement)
  - Add 1 to the result
- The circuit shown computes A + B and A B:
- \* Subtract (S = 1):  $A B = A + (2^n B) = A + \overline{B} + 1$ 
  - The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to  $C_0$ Co= 0 6=1

A+B

B<sub>2</sub>

- If  $C_4 = 1$  ( $A \ge B$ ): correct result
- If  $C_4 = 0$  (A < B): result =  $2^n (B A)$
- - ". Use 2's complement logic OR Use Adder/Subtractor again with:
    - A = 0
    - $B = 2^n (B A)$
- Add (S = 0): A + B.
  - · B is passed through unchanged



A+R+ 1

(A-B)

kan Computer Design Fundamentals, 4e ePort<sup>®</sup> Slides

Tit Rearson Education, Inc.

Chapter 4

27

# Signed Integers

- Positive numbers and zero can be represented by unsigned n-digit, radix r numbers. We need a representation for negative numbers
- To represent a sign (+ or -) we need exactly one more bit of information (1 binary digit gives  $2^1 = 2$  elements which is exactly what is needed).
- Since computers use binary numbers, by convention, the most significant bit is interpreted as a sign bit:

$$3 g n < s a_{n-2} \dots a_2 a_1 a_0$$
 where:

s = 0 for Positive numbers

s = 1 for Negative numbers

and  $a_i = 0$  or 1 represent the magnitude in some form

<sup>हात Computer</sup> Design Fundamentalis, 4e <sup>Point</sup> Slides

Scanned by CamScanner

# 2's complement - 32 2 2 2 = -8+4+0+1=-3 Signed Integer Representations

- Signed-Magnitude: here the (n-1) digits are interpreted as a positive magnitude 1011 0011
  - $Max = +(2^{n-1}-1)$
  - Min =  $-(2^{n-1}-1)$
- $\rightarrow$  Two representation for zero (i.e.  $\pm$  0)
- Signed-Complement: here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:
  - Signed 1's Complement: Uses 1's Complement Arithmetic
    - $Max = +(2^{n-1}-1)$
    - $Min = -(2^{n-1}-1)$
    - $\rightarrow$  Two representation for zero (i.e.  $\pm$  0)
- n-bit + (2-1) +7 (0111)
  - $-(2^{n})-7$  (1111)
- Signed 2's Complement: Uses 2's Complement Arithmetic
  - $Max = +(2^{n-1}-1)$ .
  - $Min = -2^{n-1}$
  - Single representation for zero

1011 0100

Chapter 4 29

#### Signed Integer Representation Example

	a distribution de la companya de la	و تعالس قد ها		
r=2, n=3	Number	Signed-Magnitude	1's Complement	2's Complement
Vanluin 2'complement	+3	<del>-&gt;</del> 0)11	011	011
2 2 2 2	+2	010	010	010
111 = -4 + 2 + 1 = -1	+1	001	001	001
$4 - 0.04y in 2'complement$ $\frac{1}{1} \frac{1}{1} \frac{1}{1} = -4 + 2 + 1 = -1$ $\frac{1}{1} \frac{1}{1} \frac{1}{1} = -8 + 4 + 2 + 1 = 1$ Elso	+0	000	000	000
Eb	-0	100	111	
	-1	101	110	111
į	-2	110	101	110
	-3	<u> </u>	100	, 101
	-4			100

- Represent the number -9 using 8-bits
  - Sign-Magnitude =  $\sqrt{0001001}$
  - 1's complement = 11110110
  - 2's complement = 11110111

0000 1001

Negative

Logic and Computer Design Fundamentals, 4e

D 2008 Pearson Education, Inc.

Chapter 4 30

# 2's Complement Signed Numbers

- signed 2's complement is the most common representation for signed numbers
  - . Focus of the course
- For any n-bit 2's complement signed number  $(b_{n-1}b_{n-2}b_{n-3})$ ...  $b_2b_1b_0$ ), the decimal value is given by

Value = 
$$(-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$$

Example: What is value of the 2's complement number  $(100111)_2$ ?

$$Value = -2^{5} \times 1 + 7 = -25$$

$$\begin{pmatrix} 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{5} & 2^{$$

Chapter 4

## Signed-2's Complement Arithmetic

#### Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

#### Subtraction:

- Form the complement of the number you are subtracting
- Follow the same rules for addition

• Follow the same rules A:
• 
$$A - B = A + (-B) = A + (\overline{B} + 1)$$
• Negation  $(2^n - B)$ 

## Signed 2's Complement Addition


Carry-out is ignored

$$(+6)$$
 00000110  
+ +  $(-13)$  11110011  $(-7)$ 

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>©</sup> Slides © 2008 Pearson Education, Inc.

Chapter 4 33

#### Signed 2's Complement Subtraction




Carry-out is ignored

### 2's Complement Adder/Subtractor for Signed Numbers

#### Spicraction can be done by addition of the 2's Complement


- Complement each bit (1's Complement)
- Add 1 to the result
- .

  The circuit shown computes A + B and A B:




Subtract (S = 1): 
$$A - B = A + (2^{n} - B) = A + \bar{B} + 1$$

- . The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to Ca
- A = 0: A + B
  - . B is passed through unchanged
- s Same Hardware for Signed and Unsigned numbers




Chapter 4 35

#### **Overflow Detection**



- In computers, the number of bits is fixed
- Overflow occurs if n + 1 bits are required to contain the result from an د ا عا n-bit addition or subtraction
- \* Unsigned number overflow is detected from the end carry-out when adding two unsigned numbers
  - Overflow is impossible for unsigned subtraction



1000 carry [110000  $\sigma V = 1$ 0 V= C.

Carry-out = 1 → Overflow

- Signed number overflow can occur for:
  - · Addition of two operands with the same sign
  - Subtraction of operands with different signs

Chapter 4 36

unsignal


#### Signed-number Overflow Detection

Signed number cases with carries  $C_n$  and  $C_{n-1}$  shown for correct result signs:

Signed number cases with carries shown for erroneous result signs


nuicatii	ig over in	uwj.		1000 (-8)
0 1	0 1	1 Λ	1 0	•
UI	U I	1 0	1 0	1000 (-8)
0	0	1	1	1000 (-8)
+ 0	- 1	<b>-0</b>	+1	0111 (+7)
<del>-</del> 1	1	0	<u></u>	(-1/ <del>-1000</del> (-8)
•	_	v		(-1/4-11)

Simplest way to implement signed overflow is  $\circ V = C_n \oplus C_{n-1}$ 



#### Signed-number Overflow Examples

0-to-255 - unsignalijus



$$(+70) 01000110$$

$$(-70) 10111010$$

$$(-80) 01010000$$

$$10010110 (-106)$$

$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$(-70) 10111010$$

$$(+80) 10110000$$


$$101101010 (+106)$$

$$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$$

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.


30

Chapter 4



#### Multiplication by a Constant

- Multiplication of B(3:0) by 101
- See text Figure 4-10 in page 171 for contraction



- Zero fill: filling an m-bit operand with 0s to become an *n*-bit operand with n > m
- Filling usually is applied to the MSB end of the operand, but can also be done on the

Example: 11110101 filled to 16 bits

• MSB end: 0000000011110101 (Zero Extension)

• LSB end: 1111010100000000 3,010 , hur He 1001 00001001 ruter Design Fundamentalis, 4e

Chapter 4 51

eation, Inc. e X ten Syon - 7

1111 1001 00000111 Extension

• Extension: increase in the number of bits at the MSB end of an operand by using a complement representation

· Copies the MSB of the operand into the new positions

 Positive operand example - 01110101 extended to 16 bits:

0000000001110101

 Negative operand example - 11110101 extended to 16 bits: 111111111111110101


### Multiplication/Division by 2nd

171

"Multiplication by  $2^n$ : Shift left by n

معسا ل بعب • Add n-zeros on the left كم

ميعيك Division by 2<sup>n</sup>: Shift right by n




- Division by (100)<sub>2</sub>
  - Shift right by 2
  - Quotient =  $C_3C_2C_1C_0$
  - Remainder =  $C_{-1}C_{-2}$

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

### Multiplication by a Constant

- Multiplication of B(3:0) by 101
- See text Figure 4-10 in page 171 for contraction



#### unsigned numbers Zero Fill

- Zero fill: filling an m-bit operand with 0s to become an *n*-bit operand with n > m
- Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end
- Example: 11110101 filled to 16 bits

  - · LSB end: 1111010100000000

علااليسار

81011d 1001 0000 1001

Chapter 4 51

#### 00000111 1111 1001 Extension

- Extension: increase in the number of bits at the MSB end of an operand by using a complement representation
  - · Copies the MSB of the operand into the new positions
  - Positive operand example 01110101 extended to 16 bits:

#### 0000000001110101

 Negative operand example - 11110101 extended to 16 bits:

111111111111110101


ler Design Fundamentals, 4s

Hexadecimal, Octal, BCD Addition

A+B+1= 0-B A-B>0

#### Cy =OA < B ▶ Hexadecimal and Octal Addition: CHIL AT B

unsigned n. m. n. h. B. R. R. B. Add each digit then take modulus (r)



unsigned  $(762)_{g}$ -- $(345)_{8}$  $(1327)_8$ Bigned-8

#### BCD Addition:

- Add each 4-bit together
  - If the binary sum is greater than 1001
    - Add 0110 to the result

ette

+  $(489)_{10}$  $(937)_{10}$ 

 $(448)_{10}$ 

 $(0100\ 1000\ 1001)_{\rm R}$ 1001 1/101<sup>1</sup>0001

(0100 0100 1000)<sub>c</sub>

**0**110 0110 10014001140111

Chapter 4

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc


A-B A = 1000


1000 B= 0011 (+3) 1101 819 V vam - ON = CH C3 0101 Terms of Use = 100


 All (or portions) of this material © 2008 by Pearson Education, Inc.

- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.

This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.








- Part 1 Storage Elements and Analysis
  - Introduction to sequential circuits
  - Types of sequential circuits
  - Storage elements
    - Latches
    - Flip-flops
  - Sequential circuit analysis
    - State tables
    - State diagrams
    - Equivalent states
    - Moore and Mealy Models
- Part 2 Sequential Circuit Design

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.


Chapter 5 - Part 1 3

## Introduction to Sequential Circuits



The remaining outputs, Next State are inputs to storage elements

# Introduction to Sequential Circuits



· Output function (Mealy)

Outputs = g(Inputs, State)

· Output function (Moore)

Outputs = g(State)

Output function type depends on specification and affects the design significantly

Chapter 5 - Part 1


## **Types of Sequential Circuits**

- Depends on the <u>times</u> at which:
  - storage elements observe their inputs, and
  - storage elements change their state
- SIGNIMAN > Synchronous → ourphan
  - from knowledge of its signals at discrete Behavior defined
  - Storage elements observe inputs and can change state only in relation to a timing signal (clock pulses from a clock)
  - Simple to design but slow
  - Asynchronous veryweinple
    - Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change
    - Complex to design but fast


Chapter 5 - Part 1

#### Storage Elements

- Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch
- Storage elements: Latches and Flip-flops (FFs)
- Latches and FFs differ in:
- $\rightarrow$  Number of inputs
- → Manner in which the inputs affect the binary state
- Latch:
  - Asynchronous
- Although difficult to design, we discuss latches first because they are the building blocks for flip-flops



# Timing Waveform of NOR SR Latch



A fhe same ملعن طولوم ما اله ومالة و ما المالة والمالة والمال

effoint<sup>®</sup> Slides to Pearson Education, Inc.

Chapter 5 - Part 1 9


لازم أديز الامتحان مد الرسحة

### Basic (NAND) $\overline{SR}$ Latch

- Cross-coupling two NAND gates
- · Active low inputs


R	Ī	Q	$\overline{\mathbf{Q}}$	Comment
0	0	1	1	Not allowed
0	1	0	1	Reset
1	0	1	0	Set
1	1	Q	$\bar{Q}$	Hold, no change

- Time sequence behavior:
- $\overline{S} = 0, \overline{R} = 0$  is forbidden as



Time	$\bar{R}$	$\overline{S}$	Q	$ar{f Q}$	Comment
	1	1	?	?	Stored state unknown
	1	0	1		"Set" Q to 1
·	1	1	1	0	Now Q "remembers" 1
	1	1	0	1	"Reset" Q to 0
1	1	1	0	1	Now Q "remembers" 0
	1	0	1	1	Both go high
1	1	1	?	?	Unstable!
	1		-ئىل		

Chapter 5 - Part 1 10



#### Clocked SR Latch (Pulse-triggered Latch)


The operation of the basic NOR and basic NAND latches can be modified by a providing a control input (C) that determines when the Postive - tre pulse - triggery state of the latch can be changed

clock/clk

Adding two AND gates to basic SR latch OR

Adding two NAND gates to SR basic latch

	С	R	S	Q	$\overline{\mathbf{Q}}$	Comment
	0	x	x	Q	Q	Hold, no change
Ī	1	0	0	Q	Q	Hold, no change
1	1	0	1	1	0	Set
	1-	1	0	0	1	Reset
1	1,	. 1	1	Not allowed		




- Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high
- (C means "control" or "clock")

© 2008 Pearson Education, Inc.

Chapter 5 - Part 1 11

#### **Clocked SR Latch (continued)**

■ The Clocked SR Latch can be described by a table:




The table describes what happens after the clock [at time (t+1)] based on:

- current inputs (S,R) and
- current state Q(t)

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2009 Pearson Education, Inc.

Carrent state								
	Q(t)	S	R	Q(t+1)	Comment			
T	0	0	0	0	No change			
	0	0	1	0	Clear Q			
	> 0	1	0	1	Set Q			
4	0	1	1	???	Indeterminate			
$T_{f}$	<b>→ 1</b>	0	0	1	No change			
	1	0	1	0	Clear Q			
	1	1	0	1	Set Q			
1	. 1	1	1	???	Indeterminate			



Chapter 5 - Part 1

Scanned by CamScanner


# -Not Allowed I verding osp, D Latch

- Adding an inverter to the S-R Latch, gives the D Latch:
- Note that there are no "indeterminate" states!

D⊸	3
c-	$\rightarrow$
R	

The graphic symbol for a D Latch is:


C	D	Q	$\overline{\mathbf{Q}}$	Comment	
0	х	. Q	$ar{Q}$	Hold, no change	
1	0	0	1	Reset	→8=0 R=1
1	1	1	0	Set	→ 3=1 R=0



dezle X

NET , re cod lovers [+vc pulse - triggered prand Computer Design Fundamentals, 4e JX Slides 1008 Pearson Education, Inc.

Variations of Clocked SR and D Latches u D Latches C-> cli bubble 11 ams by bood simu bis



+ve pulse-triggered SR latch

$$C = 0 \Rightarrow Hold$$


$$C = 1 \Rightarrow Change$$

$$D Q$$

Q


+ve pulse-triggered D

andatchastan Fundamentals, 48



-ve pulse-triggered SR

Iatch 
$$C = 0$$
 → Change denie iso
$$C = 1 \rightarrow Hold$$



-ve pulse-triggered D


latch

Chapter 5 - Part 1

#### Flip-Flops


- Master-slave flip-flop
- Edge-triggered flip-flop
- Standard symbols for storage elements

1-



#### SR Master-Slave Flip-Flop


Consists of two clocked SR latches in series with the clock on the second latch inverted




- The input is observed by the first latch with C=1
- The output is changed by the second latch with C = 0
- The path from input to output is broken by the difference in clocking values (C = 1 and C = 0)


ogic and Computer Design Fundamentals, 4e PowerPoint® Slides D 2008 Pearson Education, Inc.


Chapter 5 - Part 1






- Use edge-triggering instead of master-slave
- = An *edge-triggered* flip-flop ignores the pulse while it is at a constant level and triggers only during a *transition* of the clock signal
- Edge-triggered flip-flops can be built directly at the electronic circuit level, or
- A master-slave D flip-flop which also exhibits edge-triggered behavior can be used








#### **Direct Inputs**

At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation




- This initialization is often done outside of the clocked behavior of the circuit, i.e., asynchronously
- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization
- For the example flip-flop shown
  - 0 applied to R resets the flip-flop to the 0 state
  - · 0 applied to S sets the flip-flop to the 1 state

ad Computer Design Fundamentals, 4e fgirff Sides 8 Fearson Education, Inc. Chapter 5 - Part 1/25


uns


#### Direct inputs

D flip-flop with active-low direct inputs :



Active high direct inputs:






# 5-4 Sequential Circuit Analysis

Consider the following circuit:

What does it do?

How do the outputs change when an input arrives?


$$\times$$
 maximum = 2  
num of statets  
 $M = OF FF's$ 



## Sequential Circuit Model

- General Model
  - Current or Present State at time (t) is stored in an array of flip-flops.
  - Next State is a Boolean function of State and Inputs.

Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).




# present is A(+1), B(+1) State A(+1), B(+1) DA(+1), DB(+1)

## Previous Example (from Fig. 5-15)

- Input: X only one
   Output: Y
   State: (A(t), B(t))
- Example: (A(t), B(t))

  Example: (AB)= (01), (10)
- Next State:
   (D<sub>A</sub>(t), D<sub>B</sub>(t))
   = (A(t+1), B(t+1))




Is this a Moore or Mealy machine?

الم الم المعتمد على الالمالية المعتمد على الاطلاق

inputsi

Steps for Analyzing a Sequential Circuit

- 1. Find the input equations  $(D_A, D_B)$  to the flip-flops (next state equations) and the output equation.
- Derive the State Table (describes the behavior of a sequential circuit).
- Draw the State Diagram (graphical description of the behavior of the sequential circuit).
- 4. Simulation




# Step 1: Input and output equations

- Boolean equations for the inputs to the flip flops:
  - $D_A = AX + BX = D_{(A)}(t) = A_{(b+1)} \times -$
  - $D_B = \overline{A} X$
- Dutput Y owner ~ 22 milipur 111
  - $Y = \overline{X} (A + B)$

mealy .

بأرسط حنورة

- Also can be written as
  - $A(t+1) = D_A = A(t) \times + B(t) \times$
  - $B(t+1) = D_B = \overline{A(t)} X$
  - Y =  $\overline{X}$  (A(t) + B(t))



outputs) ile viente Itsled de i stiff y 20ut- ouisied \*

Step 2: State Table

The state table: shows what the *next state* and the *output* will be as a function of the present state and the input:

Inputs of the combinational circuit

Outputs of the table

Present State Input Next State Output

- The State Table can be considered a truth table defining the combinational circuits:
  - the inputs are Present State and Input,
  - and the outputs are Next State and Output

#### State Table For The Example

For the example:  $A(t+1) = A(t) \times B(t) \times B($ 

 $B(t+1) = A'(t) \times$ 

Y(t) = X'(B(t) + A(t))

Inputs of the table Outputs of the table

2 0 1 11101 3/5				
	Present State	Input	Next Stat	e Output
$_{0}\rightarrow$	A(t) B(t)	Х	A(t+1) B(t+	1) Y
s ≥ (0	0 0 —	→ 0	0 (	0
2 <sup>3</sup> rows	0 0 —	<b>→</b> 1	0 -	$1 \rightarrow 0$
2	0 1	0	0 (	) 1
ξ <del>†</del> ] <sub>3</sub>	0 1	1	1 1	1 0
23 rc (2m+n)	1 0	0	0 (	) 1
5	1 0	1	1 (	0
m. no. of flip-flops	1 1	0	0 (	1
<i>n</i> : no. of inputs $\sqrt{7}$	1 1	1	1 (	0

#### Herizantelea

1-Dimension

## Alternate State Table

- The previous (1-dimensional table) can become quite lengthy with 2<sup>m+n</sup> rows (m=no. of flip-flops; n=no. of inputs)
- Alternatively, a 2-dimensional table has the present state in the left column and inputs across the top row
  - A(t+1) = A(t) X + B(t) X
  - B(t+1) =A'(t) X

• Y = X' (B(t) + A(t))

2-0

-							
Present	Next State			Outp	out		
State	X = 0	X = 1		X=0	X=1		
A(t) B(t)	A(t+1) B(t+1)	A(t+1) B	- 1	Y	Y		
0 0	0 0	0	1	0	0		
0 1	0 0	. 1	1	1	0		
1 0	0 0	1	0	1	0		
1 1	0 0	1	0	1	0		

 $2^{m}$ 

36

# Step 3: State Diagrams

The sequential circuit function can be represented in graphical form as a state diagram with the following components:



In/out 7

State

• A <u>circle</u> with the state name in it for each state

- A <u>directed arc</u> from the <u>Present State</u> to the <u>Next</u>
   State for each <u>state transition</u>
- A label on each <u>directed arc</u> with the <u>Input</u> values which causes the <u>state transition</u>, and




- In each <u>circle</u> with the <u>output</u> value produced, or
- On each <u>directed arc</u> with the <u>output</u> value produced.

37

#### State Diagram Convention

# Moore Machine: to next state in State out AB y Moore type output depends

only on state




Mealy Machine:

Scanned by CamScanner

#### pendio be 1 peox

## State Diagram For The Example

Graphical representation of the state table:



39


#### Step 4: Simulation

- Two types:
  - Functional simulation: objective is to verify the functionality of the circuit
  - Timing simulation: objective is to perform a more realistic testing (with gate delays counted)
- More about this step in the lab (CPE0907234)

#### Example2

 $m \leftarrow 1 - FF$   $2^{m+n} = 2^3 = 8$  $n \leftarrow 2 - inputs$  states

Derive the state table and state diagram for



TAPLES Equations

DA = DA(F) = A(f+1) = XAYA

XOUT-PUTS Eqs

Z=A [Moore]

41


#### Example2 Cont.

State Table:

		Next	State		
Preset State	XY = 00	XY = 01	XY = 10	XY = 11	(Z)
A(t)	A(t+1)	A(t+1)	A(t+1)	A(t+1)	
	0	1	1	0	0
0		0	0	1	1
1	1				•

pack souplo

State Diagram: 01/10



#### Example3.

Derive the state table and state diagram for the

sequential circuit:

\* States: - A, B

\* Next states: - DA, DB

A(H1), B(H1)

\* Inputs: - X

\* Out puts: - y

\* Input equation: - Next state

DA = (A. X) \( \overline{B}\)

DB = A \( \overline{B}\)

DB = A \( \overline{B}\)

\* Out put equation: - \*

y=\( \overline{B}.\)


\* A, \( \overline{X}\)

y=\( \overline{B}.\)

\* A, \( \overline{X}\)

y=\( \overline{B}.\)

\* Mealy"



43

#### Example3 Cont.

State Table:

A B X
O O I

A (I+1)=(Ā · X)  $\bigoplus$  B  $\longleftarrow$   $= I \bigoplus I = O$ 

Preset State			Next	Output			
		X = 0		X = 1		X = 0	X = 1
A(t)	B(t)	A(t+1) B(t	:+1)	A(t+1)	B(t+1)	Υ	Y
0	0	0 0		, 1	0	0	1
0	1	1 1		0	1	1	1
1	0	1 1		1	1	1	1
1	1	0 0		0	0	1	1

State Diagram:

0/0

0/0

0/1, 1/1

10

0/1, 1/1

44

#### Example4

SR flip flope postive

Derive the state table and state diagram for the sequential circuit:

\* Present State:

QA(t)= QA Qalt)= QB

\* Next States QA (MI)=QA

QB (t+1) = QB


\*Inputs: X 2 Out put's y(t)

# Input Eq:

SGA = X. QA

 $RQA = \overline{X} + QA$   $SQB = \overline{QB} + \overline{QA} = \overline{QB} \cdot \overline{QA}$ 

RQB=QB+QA



\* Output Eq:  $q(t) = X + (QA \cdot \overline{QB})$ 

45

لازم ننته عنمان سرعة الحل	RA	عكس	34
---------------------------	----	-----	----

Example4 Cont. اله كتيناها كالدلاء والع كتيناها المحتيناها كالدلاء والع كتيناها المحتيناها كالدكانية والمحتيناها المحتيناها المحتيناة المحتينات ال Flip-flop 000 10 16 (8) p Elv. I leting carrent

State Table Lisely la bit &


ما يتطلع عليهم المرة المراهدة

Present State Q <sub>A</sub> Q <sub>B</sub>	Input X	S <sub>A</sub> R <sub>A</sub>	S <sub>B</sub> R <sub>B</sub>	Next State Q <sub>1</sub> (t+1) Q <sub>2</sub> (t+1)	Output Y
0 0	0	0 1	0 1	0 0	0
0 0	1	1 0	0 1	1 0	1
0 1	0	0 1	0 1	0 0	0
0 1	1	1 0	0 1	1 0	1
1 0	0	0 1	1 0	0 1	1
1 0	1	0 1	1 0	0 1	1
1 1	0	0 1	0 1	0 0	0
1 1	1	0 1	0 1	0 0	1

State Diagram:

0/0 1/1 0/0. 1/1 10

0/0, 1/1



## Step1: Flip-Flop Input Equations

#### Variables

- Inputs: None
- Outputs: Z
- State Variables: A, B, C
- Initialization: Reset to (0,0,0)

#### Equations

• A(t+1) = BC

$$Z = A$$

0 0 0

1

- B(t+1) = B'C + BC'= B ⊕ C
- C(t+1) = A'C'

Step 2: State Table

positive ) (le au state) positive

A+ B+ C+

0

1

0

0

1

0

0

0

0

0

0

0

0


1

1


$$A(t+1) = BC$$
  $Z = A$   
 $B(t+1) = B'C + BC' =$   
 $B \oplus C$ 

$$A(t+1) = BC \qquad Z = A \qquad 0 \quad 1 \quad 0 \\ B(t+1) = B'C + BC' = \qquad 0 \quad 1 \quad 1 \\ B \oplus C \qquad 1 \quad 0 \quad 0 \\ C(t+1) = A'C' \qquad 1 \quad 0 \quad 0 \\ 1 \quad 1 \quad 0 \quad 0$$

#### Step 3: State Diagram



5-5 Sequential Circuit Design



#### Specification

- Component Forms of Specification
  - Written description
  - Mathematical description
  - Hardware description language
  - Tabular description
  - Equation description
  - Diagram describing operation (not just structure)


57

100

# Formulation: Finding a State Diagram

- In specifying a circuit, we use <u>states</u> to remember <u>meaningful properties</u> of <u>past input sequences</u> that are essential to predicting <u>future output values</u>.
- As an example, a <u>sequence recognizer</u> is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, <u>recognizes</u> an input sequence occurrence.
- Next, the <u>state diagram</u>, will be converted to a <u>state</u> table from which the circuit will be designed.

# Sequence Detector Example: 1101



Input X: 001110011010110101101011110111
Output Z: 00000000010010010000000100

Overlapping sequences are allowed

overlapp) 1 is zisso el - 2- bits -

50

#### Step2: Finding A State Diagram

- Define states for the sequence to be recognized:
  - assuming it starts with first symbol X=1,
  - · continues through the right sequence to be recognized, and
  - uses output 1 to mean the full sequence has occurred,
  - · with output 0 otherwise.
- Starting in the initial state (named "S<sub>0</sub>"):
  - Add a state that the first "1."

    Reset input output

    So state that the first "1."

    Reset input output

    So state that the first "1."

    So state that the first "1."

    Reset input output

    So to be the first "1."

    Reset input output


    So to be the first "1."

    So to be the first "1."
  - State "S<sub>0</sub>" is the initial state, and state "S<sub>1</sub>" is the state which
    represents the fact that the "first" one in the input subsequence has
    occurred. The first "1" occurred while being in state S<sub>0</sub> during the
    clock edge.

# Finding a State Diagram(cont.)

34510) mais orbo


Assume that the 2<sup>nd</sup> 1 arrives of the sequence 1101: needs to be remembered: add a state S<sub>2</sub>



- Next, a "0" arrives: part of the sequence 1101 that needs to be remembered; add state S<sub>3</sub>
- The next input is "1" which is part of the right sequence 1101; now output Z=1


61

#### Completing The State Diagram




- Where does the final arrow go to:
  - The final 1 of the sequence 1101 can be the beginning of another sequence; thus the arrow should go to state S<sub>1</sub>

# Completing The State Diagram



- Start is state S<sub>0</sub>: assume an input X=0 arrives; what is the next state?
- Next, consider state S<sub>1</sub>: input X=0; next state?
- Next state S<sub>2</sub> and S<sub>3</sub>: completes the diagram
- Each state should have two arrows leaving

#### Deriving State Table




Present	Next State	Output
State ,	x=0 x=1	x=0 x=1
S <sub>0</sub>	$S_0 S_1$	0 0
S <sub>1</sub>	$S_0$ $S_2$	0 0
S <sub>2</sub>	$S_3$ $S_2$	0 0
-3	$S_0$ $S_1$	0 1

# Step 3: State Assignment

Right now States have names such as  $S_0$ ,  $S_1$ ,  $S_2$  and  $S_3$ 

In actuality these state need to be represented by the outputs of the flip-flops



- We need to assign each state to a certain output combination AB of the flip-flops:
  - e.g. State S<sub>0</sub>=00, S<sub>1</sub>=01, S<sub>2</sub>=10, S<sub>3</sub>=11
  - Other combinations are possible:  $S_0=00$ ,  $S_1=10$ ,  $S_2=11$ ,  $S_3=01$

65

#### Popular State Assignments

- 1. Counting order assignment: #
  - 00, 01, 10, 11
- 2. Gray code assignment:
  - 00, 01, 11, 10
- 3. One-hot state assignment
  - 0001, 0010, 0100, 1000
- Does state assignment make a difference in cost?

## State Assignment: Counting order


"Counting Order" Assignment: State Table:

 $S_{0} = 0.0$   $S_{1} = 0.1$   $S_{2} = 1.0$   $S_{3} = 1.1$ 


Present	Next State	Output
State	x=0 x=1	Output x=0 x=1
$S_0$	$S_0$ $S_1$	0 0
S <sub>1</sub>	$S_0$ $S_2$	0 0
$S_2$	$S_3$ $S_2$	0 0
$S_3$	$S_0$ $S_1$	0 1

Resulting coded state table:


Present State A B	Next State x = 0 x = 1 A+B+ A+B+		Out x = 0 Z	•
0 0	0 0	0 1	0	0
0 1	0 0	10	0 2	0
10	11	10	0	0
11	0 0	0 1	0	1



67




Scanned by CamScanner



- Using D flip-flops: thus D,=A+  $D_{P}$ for
- Int the  $D_{A}$

<sub>c</sub> =B <sup>+</sup> (the state table: AAA,	State	x = 0	ζ = 1	χ – 0	^ - '
$_{B}$ =B <sup>+</sup> (the state table is the truth table or $D_{A}$ and $D_{B}$ ).	AB	A B⁺	A B	Z	Z
iterchange the bottom two rows of	00	00	0 1	0	0
e state table, to obtain K-maps for	01	0 0	10	0	0
A, D <sub>B</sub> , and Z:	10	11	1 0	0	0
D. TX	11	0.0	0 1	0	1
			_	\/ A	· D




### Step 5: Verification

We will learn software tools for verifying the functionality of sequential circuits in the lab (CPE0907234)

Polistatorem Plothing

Moore model for Sequence Recognizer "1101"




- State Assignment:
  - Counting order (3 Flip-flops):

- Gray code (3 Flip-flops):
  - A = 000, B = 001, C = 011, D = 010, E = 110
- One hot (5 Flip-flops):
  - A = 00001, B = 00010, C = 00100, D = 01000, E = 10000


Present	Next State			
State	X = 0	X = 1	Output	
Ä	Α	В В	0.	
В	A	C	0	
C	D	С	0	
D	Α	Е	0	
E	Α	С	1	


Exercise


2-inpu



Subject
Date: / / /
Date:  15 x 2 - 10 rows  125 State table
Pre Sta Input(X) Ne. 84
5000 0 0 SO 000 0! C
8,000
S, 201 2. 30 000: 0
5,001
82000 0 483 011 0
8,010 5 8,000 0
S3011 0 6 80000 0
83011 1 784100 0
Sy 100 0 18 8 000 1
Sy 100 1 9 82010
[3] State encoding -> lomo binates do
-> counting order
at leaste 3 - reachie 5-8 tates
So = 000
8,=001
82=010
83=011
8 y=100








# Unused States in Sequential Circuits Design

- Unused states are states which the system cannot enter
- The system can enter an unused state due to:
  - Outside interference OR
  - Malfunction
- Three ways to accommodate unused states:
  - Assume the next state for the unused state to be don't care
  - Force the next state for the unused state to be one of the used states
  - Include a special output to indicate that the present state is unused. This output can change the state asynchronously through direct inputs of the state flip-flops

سع جها حا

Use D-FFs to design the sequential circuit that implements the following state table. Note that there are three unused states (000, 110 and 111).


	Present State		State	Input	Ne	Next State		
	A	В	С	×	A <sup>+</sup>	В	c	
	0	0	1	O stephinge	20	O	1	
\	0	Õ	1	الكرينة لأنه 1	3 0	1	O	
	0	1	0	O (٥,6,7) و يند له	4 O	1	1	
2	0	1	O	ا داله سه اخ	51	O	O	
	0	1	1	ا مرازه " ٥	6 O	O	1	
3	0	1	1	1	7 1	O	O	
	0	0	O	О	81	O	1	
u	1	0	Õ	1	91	O	O	
	1	0	1	О	\0 O	0	1	
5	1. 1	0	1	1	-11 1	0	0	



- J-K and T flip-flops
  - Behavior
  - Implementation
- Basic descriptors for understanding and using different flip-flop types
  - Characteristic tables
    - Defines the next state as a function of the present state and input
  - Characteristic equations
  - Excitation tables

## J-K Flip-flop

- Behavior of JK flip-flop:
  - Same as S-R flip-flop with J analogous to S and K analogous to R
  - Except that J = K = 1 is allowed, and
  - For J = K = 1, the flip-flop changes to the opposite state (toggle)



J	K	Q(t+1	
0	0	Q(t)	no change
0	1	0	reset
1	0	1	set
1	1	$\sqrt{Q(t)}$	toggle →

77

K


## Design of an edge-triggered

J-K Flip-Flop

				1
Q(H1)	1= Q(1) J K +	1.7 K+	Q (t)	F
				1


#### State table of a JK FF:

Present state	Inputs	Next state
Q	JK	Q(t+1)
<b>0</b>	0 0	0
( 0	0 1	0
20	1 0	1
30	11	>(1)
41	0 0	1
s <b>1</b>	0 1	O
L 1	1 0	1
71	11	701



 $Q(t+1) = D_A = JQ' + K'Q$ 

Called the characteristic equation



#### J-K Flip-Flop Excitation Table

عردن نعزی کان مردا یکون (۱۹۱۱) کین دیت ا رایا کا در ایک کان ا

3	R

Q(t)	Q(t+1)	J	K	Operation
0	0	О	×	No change
O	1	1	X	Set
1	О	×	1	Reset
1	1	×	0	No Change

#### 79


#### T Flip-Flop

- Behavior described by its characteristic table:
- Has a single input T
  - →> For T = 0, no change to state
    - → For T = 1, changes to opposite state
- Same as a J-K flipflop with J = K = T

inge
ment


#### Characteristic equation:

$$Q(t+1) = \overrightarrow{T'}Q(t) + \overrightarrow{TQ'(t)}$$
$$= T \oplus Q(t)$$



## T Flip-Flop Realization

■ Using a D Flip-flop: D=T⊕Q(t)



- Cannot be initialized to a known state using the T input
  - Reset (asynchronous or synchronous) set >1 essential

81

#### T Flip-Flop Excitation Table

Next State		
Q(t+1)	T	Operation
Q(t)	0	No change
$\overline{Q}(t)$	1	Complement

### Flip-Flops Characteristics


For analysis

For design

• Characteristic table - defines the next state of the flip-flop in terms of flip-flop inputs and current state

 Characteristic equation - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.

 Excitation table - defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.





8

### D Flip-Flop Descriptors

Characteristic Table

D	Q(t+1)	Operation
0	0	Reset
1	1	Set

Characteristic Equation

$$Q(t+1) = D$$

Excitation Table

Q(t+1)	D.	Operation
0	0	Reset
1	1	Set

# S-R Flip-Flop Descriptors

Characteristic Table

eristic Table

S R Q(t+1) Operation

$$O(0)$$
 Q(t+1) Operation

 $O(0)$  Q

Undefined - not included Characteristic Equation

$$Q(t+1) = S + \frac{R}{R}Q, S \cdot R = 0$$


Excitation Table

Q(t)	Q(t+1)	SR	Operation
0	0		
0	1	1 0	Set -
1	. 0	0 1	No change Set
1	1		No change

85

### Flip-flop Behavior Example


Use the characteristic tables to find the output waveforms for positive) sacration the flip-flops shown:




86


# Flip-Flop Behavior Example (continued)

Use the characteristic tables to find the output waveforms for the flip-flops shown:





Exercise: Find State Diagram



1 = Toggle

4-k-map

Q(+1) = Q(+) + T


Analysis -> charasta

			Cricq	us Fu			
Pre	ત્યાં સંઘાલ					Next State Y	
A	В	С	T	Ть	$T_{C}$	A+ B+ C+ y	
0 0	0	0	1	0	1	1 0 1 0	
( 0	0	1	0	0	1	0 6 0 1	
20	1	0	1	0	0	$1 \qquad 1 \qquad 0 \qquad \frac{1}{0}$	
3 0	1	1	0	0	0	0 1 1 0	
u 1	0	0	1	1	1	0   1   1   1	
51	0	1	0	1	1	1 1 0 0	
6 1	1	0	1	1	0	0  0  0  0	
7 1	1	1	0	1	0	1 0 1	

89


الزعطا سدم المين

0-5-6





90

## Exercise: Find State Diagram



				1			J	( ) >	no cha reset
			Analy	sis=	chai	Cac···		013	reser toggle
	Moei	re						, ,	B
Price	ent state	Inpu	ıf				100	State	
A	В	X	$J_A$	$K_A$	$J_{B}$	K <sub>B</sub>	A+	B+	У
0	0	0	,0	0	0	1	0	0	1
0	0	1	0	0	0	1	0	0	1
0	1	0	0	0	0	1	0	0	0
0	1	1	0	1 Ces	· F 0	1	0	0	0
1	0	0	0	0	1	0	1	1	1
1	0	_ 1	1	0	1	0	1	1	1
1	- 1	0	0	0	1	0	1	1	0
1	1	1	1	i	1	0	0	1	0
					,				
* 7	A								
							,		93





Scanned by CamScanner

### بحر مردره الع 2 Exercise عونوا نفس النوع عونوا نفس النوع

2 e- FF 11 2 x x 2 - bits)16 Lic

Design the sequential circuit that implements the following state table using

- JK Flip-Flops
- T Flip-Flops
- SR Flip-Flops
- D Flip-Flops

2-flipflop.


		1 01-to	Output
Present State	Input	Next State	Y
A(t) B(t)	X	A(t+1) B(t+1)	0
0 0	0	0 0	1
0 0	1	0 1	0
0 1	0	0 1	1
0 1	1	1 0	1
1 0	0	1 1	1
1 0	1	1 1	1
1 1	0	0 0	1
1 1	1	U	

3= A, B, X 97

num. of k-maps = 5 => JA XA JB KB

Using JK FF


	US		9	~ -				4		
	()				3)				Voire	TV.
	1210/3101	iesiate	•	Γ	1		77	A+	B+	V
	Δ	В	$\mathbf{X}$	$\mathbf{J_A}$	K <sub>A</sub>	$J_B$	K <sub>B</sub>	Λ.		0
	0	0	0	0	X	0	X	0	1	1
0	0	0	1	0	X		^	0	1	0
0	0	1	0	0	X	∥X IV	1	1	0	1
3	0	1	1	1	X	X	Y	1	0	1
- 4	1	0	0	X	0	U	X	1	1	1
5	1	0	1	X	0	I v	0	1.	1	1
6	1	1	0	X	-0		1	0	0	1
7	.1	. 1	. 1	X	1		Mars of the second			
-	100		•	19	D					




JA=BX

98

y





2-FF


### Using TFF


to	Ter-	વસમા હિલ્લો				Next	State	Y
	A	В	X	$T_{\Lambda}$	$T_{B}$	A+	B+	У
O	0	0	0	0	0	0	0	0
l	0	0	1	0	1	0	1	1
2	0	1	0	0	0	0	. 1	0
3	0	1	1	1	1	1	0	1
4	1	0	0	0	0	1	0	1 1
5	1	0	1	0	1		1	1
6	1	1	0	0	0	. 1	1	I
7	1	1	1	1	1	0	0	1

90

### Using SR FF

	Presen	Presentate						Next State Y			
	A	В	X	$S_A$	$R_A$	$S_B$	$R_{B}$	A+	B+	у	
0	0	0	0	0	X	0	X	0	0	0	
ı	0	0	$\overline{1}$	0	X	1	0	0	1	1	
2	0	1	0	0	X	X	0	0	1	0	
3	0	1	1	1	0	0	1	1	0	1	
)  }	New Yalin	0	0	X	0	0	X	1	0	1	
5	1	0	1	X	0	1	0	1	.1	1	
1	1	1	en de anticipat en la se se O	X	0	Χ	0	1	1	1	
マフ	1	1	1	0	1	0	1	0	0	1	





### Exercise

Design the sequential circuit that implements the following state table using

- JK Flip-Flops
- T Flip-Flops
- SR Flip-Flops
- D Flip-Flops

Dragger 1 Ot 1	1	Next State	Output
Present State	Input		V
A(t) B(t)	Χ	A(t+1) B(t+1)	Y
0 0	0	0 1	1
0 0	1	0 0	1
0 0	0	1 0	0
0 1	0	1 1	0
0 1	1	1	1
1 0	0	0 1	<u></u>
1 0	1	0 0	1
1 0		1 1	0
1 1	0	1 1	0
1 1	1	1 0	0

101