


← إذا كانت لها احتمالية

يتكون Logic


وكفاءة بنسبتها binary

← أكبر مثال عليهم computers



"No state"

← لازم يكون مشترك شو المدخلات



متزام بالوقت

Synchronous

أوقات محددة


A synchronous

أي وقت

ما بينهم بالقيمة الأولية

input المتغير

بتغير بوقت معين
ما لسرعة تتغير



$$f = 2 \text{ GHz} \rightarrow T = \frac{1}{f} = \frac{1}{2 \times 10^9} \text{ seconds}$$


Frequency

السرعة


$$= \frac{1}{2} \text{ nsec}$$

10^{-9}


clock $P = 0.25 \text{ nsec}$



$0.6 \text{ V} \rightarrow 1 \text{ V} = 1 \text{ logic}$
 $0.0 \text{ V} \rightarrow 0.4 \text{ V} = 0 \text{ logic}$



0.5 V undiferenced.



0.5 V undiferenced


Handwritten notes in Arabic script: "القيمة المنطقية 0" and "من 0.4 إلى 0.6".

2 Problems * Radix \rightarrow base $\rightarrow r$

decimal system

$r = 10$

$0, 1, 2, \dots, 9, r^0 = 1, r^{-1}, r^{-2}$



$r=10$ ~~the~~ decimal point

$r=2$ binary point

← العربية

أشياء تحويل:

$$0 \leq A_i < r$$

$$0 \leq A_i \leq r-1$$

$i \rightarrow$ position

$r^i \rightarrow$ weight

* $(\text{Number})_r = (\quad)_{10}$ * هذه الطريقة لحالنا
تحويل للعشري

$$\sum_{i=m}^{n-1} A_i \times r^i = \sum_{i=0}^{n-1} A_i \times r_i + \sum_{j=-m}^{-1} A_j \times r^j$$

* $r=4$

$$(233.3)_4 = (47.75)_{10}$$

$\begin{matrix} 2 & 1 & 0 & -1 \\ \downarrow & & & \\ & & & \text{radix point} \end{matrix}$

$$3 \times 4^{-1} + 3 \times 4^0 + 3 \times 4^1 + 2 \times 4^2$$

$$\frac{3}{4} + 3 + 12 + 32$$

$$(403)_5 = 3 + 0 + 4 \times 5^2 = (103)_{10}$$

$\begin{matrix} 4 & 0 & 3 \\ 2 & 1 & 0 \\ & & 5 \end{matrix}$

$$2^{16} = 2^6 \times 2^{10}$$

$$= 64 \times 2^{10}$$

$$= 64 \text{ k}$$

$r=12 \rightarrow$ not common

0, 1, 2, ..., a, b

$\begin{matrix} 10 & 11 \end{matrix}$

$$* r = 2$$

{0,1}

digit \equiv bit

8-bit \equiv byte

النتيجة النهائية
final answer

2048 x 8 bits

2 kByte

2 kB

0, 1, 2, ..., 9,

$\rightarrow 2 \times 1024 \times 8$ bits

$$* (10011.101)_2$$

$$1 \times 2^{-3} + 1 \times 2^{-1} + 1 + 1 \times 2 + 1 \times 2^4 = (19.625)_{10}$$

0.125 + 0.5 1 + 2 + 16

$$* (127.4)_8 = 4 \times 8^{-1} + 7 + 2 \times 8^1 + 1 \times 8^2 = (87.5)_{10}$$

0.5 + 7 + 16 + 64

$$* (B65F)_{16} = (11 \times 16^3 + 6 \times 16^2 + 5 \times 16 + 15)_{10}$$

$$* (A5)_{16} = (165)_{10}$$

$10 \times 16 + 5$

$r=2$
 $11=3$

$r=8$
 $77=63$

$r=10$
 99

$r=16$
 $FF=255$

* أجب الأرقام بالأسفل

$(100)_2 = 4$ $(100)_8 = 64$ $(100)_{10}$ $(100)_{16} = 256$

* الرقم الذي يسبقه بعدد صفر ويتغير الخانة

$r=10$

$r=2$

ال weight بعدد كل

قد يتغير بتقلب

- 0
- ...
- 9
- $(10)_{10}$
- $(11)_{10}$
- $(12)_{10}$
- ...

كل مرتبة
 $(00)_2 \rightarrow (0)_{10}$
 $(01)_2 \rightarrow (1)_{10}$
 $(10)_2 \rightarrow (2)_{10}$
 $(11)_2 \rightarrow (3)_{10}$
 $(100)_2 \rightarrow (4)_{10}$

$(99)_{10} \rightarrow$ أجب رقم من حالتين بالعشري
 $(100)_{10}$ زدنا خانة جديدة

$(77)_8 \rightarrow (100)_8$

00
01
02
...

$(10)_8 = (8)_{10}$
 $(11)_8 = (9)_{10}$
 $(12)_8 = (10)_{10}$
 $(17)_8 = (15)_{10}$
 $(20)_8 = 16$

$(77)_8 = (7 \times 8^1 + 7)_{10}$
 $= (63)_{10}$
 $(64)_{10} = (100)_8$

أجب رقم بالتصنيف برقمين

- 0
- 1
- 2
- ...
- F
- 10
- 11
- 12
- ...
- 1F
- 20

$(FF)_{16} = 15 \times 16 + 15 = (255)_{10}$

$(256)_{10} = (100)_{16}$

عدد عشري لباقي الأنظمة .

No. _____

$(46.6875)_{10} = ()_2$
 integer

① Convert Integer

	Q	R
$46 \div 2$	23	0
$23 \div 2$	11	1
$11 \div 2$	5	1
$5 \div 2$	2	1
$2 \div 2$	1	0
$1 \div 2$	0	1

الأرقام الصحيحة

LSD
 ما غير قطع
 0 و 1

لا بد من تحويله
 بالنظام الثنائي
 إذا طلع غير صحيح
 يكون عندي خطأ بالقسمة

$(46)_{10} = (101110)_2$ MSD

0.6875×2	1.375
0.375×2	0.75
0.75×2	1.5
0.5×2	1.0

الأرقام العشرية

إذا ما حدد السؤال
 كم رقم بعد
 الفاصلة المفروضة
 نعمل ضرب لاحقاً
 ليوصل الصفر

$(0.6875)_{10} = (0.1011)_2$

$\Rightarrow (101110.1011)_2$

آخر أس
 بندهم

No.

$$*(153.513)_{10} = (231.406)_8$$

Q R → (0→7)

① 153/8	19	1	LSD	Truncate.
19/8	2	3		
2/8	0	2	MSD	

$$② 0.513 \times 8 = 4.104$$

$$0.104 \times 8 = 0.835$$

$$0.835 \times 8 = 6.656$$

MSD
LSD

0	No Round
1	
2	
3	
4	
5	Round
6	
7	

$$0.656 \times 8 = 5.248$$

بیتانیزه طار (القم)
عشان التقرب اذ لا

$\begin{array}{r} 0.4075 \\ 0.410 \end{array}$	$\begin{array}{r} 0.4375 \\ 0.440 \end{array}$
--	--

$$*(423)_{10} = (1A7)_{16}$$

	Q	R	
423/16	26	7	LSD
26/16	1	10	
1/16	0	1	MSD

$$x \cdot 2^i$$

$$\begin{array}{rcl} 46 - 32 = 14 & i = 5 & 5 \ 4 \ 3 \ 2 \ 1 \ 0 \ . \ -1 \ -2 \ -3 \ -4 \\ 14 - 8 = 6 & i = 3 & 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ . \ 1 \ 0 \ 1 \ 1 \\ 6 - 4 = 2 & i = 2 & \\ 2 - 2 = 0 & i = 1 & \end{array}$$

$$\begin{array}{rcl} 0.6875 - 0.5 = 0.1875 & i = -1 & \\ 0.1875 - 0.125 = 0.0625 & i = -3 & \\ 0.0625 - 0.0625 = 0 & i = -4 & \end{array}$$

$$\begin{array}{cccccccccccc} 64 & 32 & 16 & 8 & 4 & 2 & 1 & . & 0.5 & 0.25 & 0.125 & 0.0625 \\ 0 & 1 & 0 & 1 & 1 & 1 & 0 & . & 1 & 0 & 1 & 1 \end{array}$$

$$(108.25)_{10} = (\quad)_2$$

$$\begin{array}{cccccccccccc} 64 & 32 & 16 & 8 & 4 & 2 & 1 & . & 0.5 & 0.25 \\ 1 & 1 & 0 & 1 & 1 & 0 & 0 & . & 0 & 1 \end{array}$$

$$\begin{array}{cccc} 512 & 64 & 8 & 1 \\ 0 & 1 & 5 & 4 \end{array}$$

$$(\quad)_{r_1} = (\quad)_{r_2}$$



$$(\quad)_{\frac{1}{2} r_2 \times r_2}$$

$$* \boxed{r = 2^c}$$

num bits

$$2^{\textcircled{2}} = 4, \quad 2^{\textcircled{3}} = 8, \quad 2^{\textcircled{4}} = 16$$

* Octal to binary
hexa to binary

$$* (673.12)_8 = (0110\ 111\ 011 . 001\ 010)_2$$

← مقسوم مقسوم عليه ←

$$* (3A6.C)_{16} = (0011\ 1010\ 0110 . 1100)$$

(radix point) ليس له عدد في الـ *
نقطه

$$* (635.177)_8$$

$$\boxed{000110} \quad \boxed{011} \quad \boxed{101} \cdot \boxed{001} \quad \boxed{111} \quad \boxed{111000}$$

$$* (365)_r = (194)_{10}$$

$$3r^2 + 6r + 5 = 194$$

$$3r^2 + 6r + 5 - 194 = 0$$

$$(r-7)(r+9) = 0$$

$$\boxed{r=7}$$

$2^n \rightarrow$ عدد الاحتمالات

$$2^2 = 4$$

00
01
10
11

بيتي
ثلاثة
 $2^3 = 8$
3 bits

$$365 \rightarrow 2^9 = 512$$

أخبر

أخبر
فما بقدر استخدمه

* M elements

$n \equiv$ minimum number of bits required to represent M elements

$$2^n \geq M > 2^{n-1}$$

$$8 \geq 7 > 4 \quad n=3 \quad \checkmark$$

$$16 \geq 7 > 8 \quad n=4 \quad \times$$

$\times \uparrow$

$$n = \lceil \log_2 M \rceil$$

$$= \lceil \log_2 7 \rceil = \lceil \log_2 2^{2.5} \rceil = \lceil 2.5 \log_2 2 \rceil$$

$$= 3$$

$$= \lceil \log_2 10 \rceil$$

$$= \lceil \log_2 2^{3.5} \rceil$$

$$= 4$$

r^n

$$r^n \geq M > r^{n-1}$$

$$2^9 = 512$$

$$n = \lceil \log_r M \rceil$$

$$365 \rightarrow n = \lceil \log_2 365 \rceil = \lceil \log_2 2^{8.5} \rceil = 9$$

$$365 \rightarrow r = 8$$

$$n = \lceil \log_8 365 \rceil$$

$$r^n \rightarrow 8^3 = 512$$

$$n = \lceil \log_8 8^{2.5} \rceil = 3$$

r Maximum "M" $\rightarrow r^n$
 n

$$5^2 = 25 - 5 = 20 \text{ unused}$$

one lot \rightarrow بتاخته ديكون

بستور Pit واد

لازم يكون عشري

decimal

$$(13)_{10} = (0001 \ 0011)_2 \text{ BCD}$$

\leftarrow 8-bits

$$(13)_{10} = (1101)_2$$

\leftarrow 4-bits

عنا اعداد

$$r = 2$$

$$(13)_{10} = (1101)$$

$$r = 10$$

$$(13)_{10} = (00010011)$$

ممكن حذف بتواتر منه

* Excess 3 ← يعني يزيد 3

8 4 2 1

0 00 1 1

↗
+3

complement

$$3 \rightarrow 9 = 12$$

8 , 4 , -2 , -1

$$1 \rightarrow \begin{bmatrix} 0 & 1 & 1 & 1 \end{bmatrix}$$

$$0 \rightarrow \begin{bmatrix} 0 & 0 & 0 & 0 \end{bmatrix}$$

Gray code الفرق يكون 1-bit


2-components

بستهلك الطاقة

consumer


producer

نتج طاقة



ASCII code chart

$A \equiv (41)_{16} \rightarrow (100\ 0001)_2$




$a \equiv (61)_{16} \equiv (110\ 0001)_2$
 $A \equiv (100\ 0001)_2$

اختلاف bit واحدة بين Capital وال small

* uni code

2 byte (16-bits) code words.

* Parity Bit Error-Detection Codes



99% → وحدة الذاكرة متقلبة ومتغير

odd parity

00010

even parity

00011

ال parity

بتعرف اذا فيه

bit تغيرت او لا

مع انه ممكن يفل

محافظة على نفس

القيمة




→ Error = 1 error ہے
 → Error = 0 error ہے

parity ترقیب کی
 توں
 odd

 آفت
 Single bit error

* Combinational Logic Circuits



Arithmetic operator

Logic operator

AND, OR, NOT → Binary information
 gates

* Boolean Algebra

* Binary variables

True / False

On / off

yes / NO

1 / 0

* Logical operators

AND ≡ . ≡ ^ A, B, A ^ B

OR ≡ + ≡ v

NOT ≡ ~ ≡ - ≡ ' ~A, Ā, A'

$$Z(X, y) = X \cdot y = X \wedge y = Xy$$


له هك هك
انه Z تعقد
2-vari هك

Z equals X AND y

Z = 1 if and only if x = 1 AND y = 1
else
Z = 0



$$\bar{c} = 1 \quad c = 0$$

* CMOS transistors ← المصنوع هك




$$L(A, B, C, D) = \underbrace{A \cdot D}_4 + \underbrace{A \cdot B \cdot \bar{C}}_2$$

4
2 = 16
احتمال




* gate delay $\equiv t_G$

Ex:-



lis 2016/1 5/10 00




NOT (inverter) \rightarrow always one input

AND, OR


\rightarrow Always one output

\rightarrow Two or more inputs.




No.

$$L = A \cdot B \cdot C \cdot D \cdot E \cdot F$$



$$L = A \cdot B \cdot C \cdot D \cdot E \cdot F$$



* Minimum \rightarrow 3-digit decimal pin code coding


$$\rightarrow n = \lceil \log_2 M \rceil$$

$$n = \lceil \log_2 1000 \rceil \rightarrow \boxed{n=10}$$

Octal لو 8
 $r^3 \rightarrow 8^3 = 512$
 9 = digits عدد ال \leftarrow

truth table always the same
 Functional gates يمكن ان تكون نفس الشيء




* Multiple output function
 $F(W, X) = \bar{W} \bar{X} + W$
 $G(W, X) = W + \bar{X}$



* وكان عشوائيا بينوا
 السلكين من قبل
 او فوق يده

* تردد و فتح الأقواس

* عبارة ما نكتبه نكتبه بال gate ال output
فبكرة واضح وأسعد كتابه الكماله



* كل صارت ال circuit أبسط بتقل مقدار ال power
والتكلفة فعبارة هك , ح نحاول تبسط ال function
وال gates

$$\underline{X + 0} = X$$

OR

$$\underline{X \cdot 1} = X$$

And

$$X + X = X$$


$$0 + 0 = 0$$

$$1 + 1 = 1$$

$$X \cdot X = X$$

$$0 \cdot 0 = 0$$

$$1 \cdot 1 = 1$$



AND $\rightarrow X \cdot \bar{X} = \boxed{0}$


OR $\rightarrow X + \bar{X} = \boxed{1}$

Rule

بنقد، نشانه
و بسطه ال
design
الک علی

X —

* Involution $\rightarrow \bar{\bar{X}} = X$




\rightarrow

ازا ما كانوا مستخدمين
repeaters

X —

* كما يكون عندى نفس ال operation بقدر اسمح
زى ما بدى لانه الترتيب هو مهم



هيك بنبسطة

* also :-

$$- X \cdot (y + z) = X \cdot y + X \cdot z$$

$$- X + y \cdot z = (X + y) \cdot (X + z)$$

القوانين فوق مذكورة

$$- \overline{X + y} = \bar{X} \cdot \bar{y}$$

$$- \overline{X \cdot y} = \bar{X} + \bar{y}$$

De Morgan's laws

$$\Rightarrow X + 0 = X$$

$$(A \cdot B \cdot C) + 0 = A \cdot B \cdot C$$

Rules ال بنقير بقية ال single variable

ونجد بها ال expression

$$\Rightarrow \overline{AB + CD} = \overline{AB} \cdot \overline{CD}$$
$$= (\bar{A} + \bar{B}) \cdot (\bar{C} + \bar{D})$$

$$\Rightarrow \overline{w + x + y + z} = \bar{w} \cdot \bar{x} \cdot \bar{y} \cdot \bar{z}$$

عدد ال variable هو مذکور ←

① $F = (A + \bar{C}) \cdot B + 0$
 Dual F

$$F = (A + \bar{C}) \cdot B$$

$$= A \cdot B + \bar{C} \cdot B$$

②
4
①
③

⇒ Dual OR AND

دائماً بتبدل ①
 + ب · ②
 · ب + ③
 1 ب 0 ④
 (الواحد) صحيح

$$F = A \cdot \bar{C} + B \cdot 1$$

F (الواحد) هو self-dual

② $G = X \cdot y + (w + z)$
 $= X + y \cdot (w \cdot z)$ ← NOT self-dual

③ $H = AB + AC + BC$
 Dual H] → self-dual

الطريقة كجدة (self-dual) الـ truth table

$$\begin{aligned}
 \text{Prod } H &= (A+B)(A+C)(B+C) \\
 &= (A+Bc)(B+C) \\
 &= AB + AC + \underline{B \cdot c \cdot B} + \underline{B \cdot c \cdot C} \\
 &= AB + AC + \underline{B \cdot c} + \underline{B \cdot c} \\
 &= AB + AC + BC
 \end{aligned}$$

* Useful boolean Theorems

~~X+y~~ Absorption Theorem

$$A + A \cdot B = A$$

$$A \cdot 1 + A \cdot B$$

$$A(1 + B)$$

directe

$$X \cdot 1 = X$$

Distributive law

$$X + 1 = 1$$

$$A \cdot 1$$

$$A \cdot \bar{A}$$

$$A \cdot B$$

$$\bar{A} \cdot C$$

$$B$$

$$C$$

$$X \bar{y} + \bar{X} \bar{w} z + \bar{y} \bar{w} z = X \bar{y} + \bar{X} \bar{w} z$$

$$* \bar{X} + X \bar{y} = \bar{X} + \bar{y}$$

$$\begin{array}{l} \text{let } \bar{X} \\ \text{let } \bar{y} \end{array} \rightarrow \bar{X}$$

$$X + y + \bar{X} \cdot \bar{y}$$

$$X + \bar{X} \bar{y} + y$$

$$X + \bar{y} + y$$

$$X + 1 = 1$$

$$A + \bar{A} = 1$$

$$(x + y) \cdot \bar{x} \cdot \bar{y} = 0$$

$$\begin{array}{ccc} \bar{x} \cdot \bar{y} \cdot x & + & \bar{x} \cdot \bar{y} \cdot y \\ 0 & + & 0 \\ 0 & & \end{array}$$

$$A \cdot \bar{A} = 0$$

* proof by boolean Algebraic

$$(x + y) z + x \bar{y}$$

Demorgan ① $\bar{x} \cdot \bar{y} \cdot z + x \bar{y}$

Distribution ② $\bar{y} (\bar{x} z + x)$

* الواحد يحاد
ببسط قد
كاف

→ simple ③ $\bar{y} (x + \bar{x} z)$
 $\bar{y} (x + z)$ #

* ~~test~~ → Complementing functions ← *

$$F = x' y z' + x \bar{y} \bar{z}$$

$$\bar{F} = \bar{x} \cdot y \cdot \bar{z} + x \bar{y} \bar{z}$$

الفرق بين الـ Complement و Dual أن المتغير نفسه

(NBT) يتقلد إشارة

$$= \bar{x} \cdot y \cdot \bar{z} \cdot x \bar{y} \bar{z}$$

$$= (\bar{x} + \bar{y} + \bar{z}) \cdot (x + y + z)$$

$$\bar{F} = (x + \bar{y} + z) \cdot (x + y + z)$$

$$G = (a' + bc). d' + e$$

* احتمال وجه الفريست
والتركيز على الأقواس

$$\bar{G} = (a.(b + \bar{c}) + d). \bar{e}$$

الحل trick

في السؤال هو الأقواس

← الأقواس الزيادة الصح ما ينحط عليها خطأ

$$F = x'yz + x'yz' + xz$$

← ينحط بعد 3-terms ما ينطبع على ال OR (+)

* بعد عدد المتغيرات Literals →

* ممكن يكون في Function \rightarrow constant \leftarrow على e

$$* F(x, y, z) = x \cdot \bar{y} \cdot z + \bar{x} \cdot z (x + \bar{y})$$

↳ Non standard

(y missing)

(لا يقدر اسمي...)

$$* F(x, y, z) = x \cdot \bar{y} \cdot z + \bar{x} \cdot z$$

↳ sum of product (SOP)

≡ product term

$$* G(x, y, z) = (x + \bar{y} + z) \cdot (x + \bar{z})$$

OR term ≡ sum term

product of sums (POS)

* binary \Rightarrow n variables
x, y

min terms $\equiv 2^n \leftarrow$ AND
max terms $\equiv 2^n \leftarrow$ OR

$\bar{x} + \bar{y}$	}	$\bar{x} \cdot \bar{y}$
$\bar{x} + y$		$x \cdot \bar{y}$
$x + \bar{y}$		$\bar{x} \cdot y$
$x + y$		$x \cdot y$


$$F(x, y) = \bar{x}y + xy \quad \text{SOP / SOM}$$

$$G(x, y) = (\bar{x} + \bar{y}) \cdot (x + \bar{y}) \quad \text{POS / POM}$$

* $m \equiv$ minterms

m_i index


$$m_0 = \bar{x} \bar{y} \bar{z}$$



Minterms

0 \rightarrow complement

$$m_1 = \bar{x} \bar{y} z$$



$$m_2 = \bar{x} y \bar{z}$$

010

m_3

* $M =$ Max terms M_i

$$M_0 = x + y + z$$

$$M_1 = x + y + \bar{z}$$

$$M_2 = x + \bar{y} + \bar{z}$$

4 2 1

1 1 1 7 * بعض الأعداد المتفرقة

8 4 2 1

1 1 1 1 15 " 8 "

$$* a + b + \bar{c} = M_1$$

0 0 1

$$* b + \bar{a} + c$$

0 1 0 = M_2

← الترتيب مختلف
فلا يعتبر
Max term

$$* \bar{a} + b + c$$

1 0 0 = M_4

← محدد
الصحة

$$* m_{13} = \bar{a} \cdot b \cdot \bar{c} \cdot d$$

1101

complement
↑ العلاقة

$$M_{13} = \bar{a} + \bar{b} + c + d$$

1101

$$* m_i = \bar{M}_i$$

$$M_i = \bar{m}_i$$

* كل صيغة من صيغ minterms موجودة بطريقها الجواب 1

* كل صيغة من صيغ Maxterms موجودة بطريقها الجواب 0

$$* F(x,y) = \bar{x}\bar{y} + \bar{x}y + x\bar{y} + xy = 1$$

العلاقة بين

Dual

$$* G(x,y) = (\bar{x} + \bar{y}) \cdot (\bar{x} + y) \cdot (x + \bar{y}) \cdot (x + y) = 0$$

+
complement

Minimum Number of ones ←

No.

index لا علاقة له بال Minterms :-

x	y	$m_0 = \bar{x}\bar{y}$	$m_1 = \bar{x}y$	$m_2 = x\bar{y}$	$m_3 = xy$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$* F(x, y) = \bar{x}\bar{y} + x\bar{y}$$

$$= m_0 + m_2$$

x	y	$M_0 = x+y$	$M_1 = x+\bar{y}$	$M_2 = \bar{x}+y$	$M_3 = \bar{x}+\bar{y}$
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

Max term $m_3 \rightarrow 3 = 0$ ←
 راجع عندكم

Max term :- Maximum Number of ones

$$* F_1 = m_1 + m_4 + m_7$$

← لازم يكون عنا عدد المتغيرات أو أسماها
 راجع عندكم أكثر من احتمال ممكن يكونوا

3-variables أو أكثر

2-vari مستحيل يكون أقل لأنه

بوقف عند رقم [4]

* عدد ال Rows الی 2، 0، 1 فیع ال Functions
 $1 =$

$$F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$$

Function = 1 → 4 مرآت

* عدد ال Rows الی 0، 1 فیع ال

$$2^5 = 32 - 4 = 28$$

مرآت

* $f(x, y) = x + \bar{x}\bar{y}$ SOP

x	y	f		
0	0	1	→	✓ m_0
0	1	0	→	
1	0	1	→	✓ m_2
1	1	1	→	✓ m_3

بصیف
المنقود

$$\begin{aligned} [SOP] &= x \cdot (\bar{x}y + \bar{y}) + (\bar{x} \cdot \bar{y}) \\ &= xy + x\bar{y} + \bar{x}\bar{y} \\ &= m_3 + m_2 + m_0 \\ &= m_0 + m_2 + m_3 \\ &= \sum m(0, 2, 3) \end{aligned}$$

$$* F(A, B, C) = A \cdot (B + \bar{B}) \cdot (C + \bar{C}) + \bar{B} \cdot C \cdot (A + \bar{A})$$

↑ missing variable
 ↑ to AND gate
 ←

$$= \sum_m (1, 4, 5, 6, 7)$$

$$* F(x, y, z) = x + \bar{x}y \quad \text{"POM" ليا اوليا}$$

$$= (x + \bar{x}) \cdot (x + y) \quad \text{يا دوا نيا}$$

$$= \text{maximaly} \quad \text{"POS"}$$

$$= (x + \bar{y}) + z \cdot \bar{z} \quad \text{يا "POM" يا}$$

$$\text{POM} = (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z}) \quad \text{"POS" يا apli}$$

$$M_2 \cdot M_3$$

$$\leftarrow \prod M (2, 3)$$

product

$$* f(A, B, C) = (AC' + BC) + A'B' \quad \text{SOP} \rightarrow \text{POS}$$

$$= (AC' + BC + A') \cdot (AC' + BC + B')$$

$$= (A' + C + BC) \cdot (B' + C + AC')$$

$$= (A' + C + B) \cdot (B' + C + A)$$

$$= (A' + B + C) \cdot (A + B' + C) \quad \text{POS, PON}$$

$$1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0$$

$$M_5 \cdot M_2 = \prod M (2, 5)$$

$$\begin{aligned}
 [3] &= AC' \cdot (B + B') + BC(A' + A) + A'B'(C + C') \\
 &= ABC' + AB'B' + A'B'C + ABC + A'B'C + A'B'C' \\
 &\quad \begin{matrix} 110 & 100 & 011 & 111 & 001 & 000 \end{matrix} \\
 &= \sum_m (0, 1, 3, 4, 6, 7) \\
 &= \prod_M (2, 5)
 \end{aligned}$$

$$\overline{f}(A, B, C) = \sum_m (2, 5)$$

$$= \prod_M (0, 1, 3, 4, 6, 7)$$


* المصطلح، (المصطلح بشكل عام) هو (minterm) لأنه هو الحد الذي يشكل كل من 0 و 1 في المصطلح

$$f(x, y, z) = \sum_m (0, 1, 2, 3, 4, 5, 6, 7)$$

كلهم موجودين


$$= 1$$

فيبلغ الجواب constant.



2-level Implementation
 التسمية (gate) في

the inverter is usually ignored



A	B	F
0	0	0
0	1	1
1	0	0
1	1	0

$$* A'B'C + A$$

$$= A + B'C$$

⇒ Gate Input Cost ⇐

$$ABC + D$$

↑
كلمة واحدة
term

↓
single literal
terms
لا يزيد عن 2، وأكثر

الأسلاك
wires
* حسب ال
gates

$$F = BD + AB'C + A^*C'D'$$

$$G = 11 \rightarrow GN = 14$$

↑
الأدق للاستخدام

↑
minimum GN
↑
least cost

* Karnaugh Maps (k-map)

2^n squares \rightarrow cells

$F(x, y)$ MSD \leftarrow x

	y	
	0	1
0	$m_0 = \bar{x}\bar{y}$	$m_1 = \bar{x}y$
1	$m_2 = x\bar{y}$	$m_3 = xy$

$n = 2$
 $2^2 = 4$

$\rightarrow F(x, y) = \sum_m (1, 3)$

المجموعه 1 و 3
صفر كون 0

↓

	1
	1

adjacent \rightarrow 1-variable \rightarrow Σ

\bar{x}	x
\bar{y}	y
1	1

$$\begin{aligned}
 F(x, y) &= \Sigma_m(2, 3) \\
 &= x\bar{y} + xy \\
 &= x(\bar{y} + y)
 \end{aligned}$$

$$XG(a, b) = a + b$$

$$= \Sigma_m(1, 2, 3)$$

$$= \bar{x}y + x\bar{y} + xy$$

$$= \bar{x}y + x(\bar{y} + y)$$

$$= \bar{x}y + x$$

$$= x + \bar{x}y$$

$$= x + y$$


a/b

	1
1	1

$$\rightarrow G(a, b) = a + b$$

* Three Variable k -Maps \rightarrow check it

m_0 & $m_2 \rightarrow$ adjacent.




* ممکنه ال Function بلا Squares تعریفه

* بقدر اجمع 2, 4, 8 of 3, 5, 6 ...

power of 2


← حاول بجمع ا أكبر عدد ممکن بتبسط ال Function

* كل ما رازته عدد ال cells بيقدر عدد ال Variables



cost ← $L=0$ ← $F=1$
ببقل

ازا ال حقیقه نه نفس النوع and
نه نوعه مختلفه or



* ال (ع) إلى على الزوايا ممكن نجعلهم مع بعض



0 → 2 ✓

2 → 10 ✗

* نختار ال minimum cost

* لا نكتب كل الحالات التي لهم نفس الشيء

~~F~~ F(w, x, y, z)




Rect(0,1) = $\bar{A}\bar{B}\bar{C}$


Rect(7,15) = BCD

Rect(0,2) = $\bar{A}\bar{B}\bar{D}$

Rect(3,11) = $\bar{B}CD$




- * Rect (0, 2, 8, 10) = $\bar{B} \bar{D}$
- * Rect (0, 1, 8, 9) = $\bar{B} \bar{C}$
- * Rect (3, 7, 11, 15) = $C D$
- * Rect (4, 6, 12, 14) = $B \bar{D}$
- * Rect (4, 5, 12, 13) = $B \bar{C}$
- * Rect (8, 9, 10, 11) = $A \bar{B}$



- * Rect (0, 2, 8, 10) = $\bar{X} \bar{Z}$
- * Rect (0, 2, 4, 6) = $\bar{W} \bar{Z}$
- * Rect (5, 7, 13, 15) = $X \bar{Z}$

$$\begin{aligned}
 * F(W, X, Y, Z) &= \\
 &\bar{X} \bar{Z} + \bar{W} X + X Z \\
 \rightarrow GN &= 6 + 3 + 3 \\
 &= 12
 \end{aligned}$$

$$\begin{aligned}
 F(W, X, Y, Z) &= \\
 &\bar{X} \bar{Z} + \bar{W} \bar{Z} + X \bar{Z} \\
 \rightarrow GN &= 6 + 3 + 3 \\
 &= 12
 \end{aligned}$$




$$* F(w, x, y, z) = \bar{w}x\bar{y} + \bar{w}yz + w\bar{y}z + wxy$$

$$GN = 4 + 12 + 2 = 18$$

هون كونا ضيفنا حاد زنا و باره فالا و لا اخصه Cost


$$* F(w, x, y, z) = xz + 18 + 2 = 20 \Leftarrow GN$$



- * Rect (0, 2, 8, 10) = $\bar{B} \bar{D}$
- * Rect (3, 7, 11, 15) = CD
- * Rect (5, 7, 13, 15) = BD
- * Rect (9, 11, 13, 15) = AD
- * Rect (8, 9, 10, 11) = $A \bar{B}$
- * Rect (2, 3, 10, 11) = $\bar{B} C$

Essential

- ✓
- X
- ✓
- X
- X
- X



	Essential
* Rect (0, 2) = $\bar{A} \bar{B} \bar{D}$	X
* Rect (0, 4) = $\bar{A} \bar{C} \bar{D}$	X
* Rect (2, 7) = $\bar{A} c D$	X
* Rect (12, 13, 14, 15) = AB	✓
* Rect (2, 3) = $\bar{A} \bar{B} C$	X
* Rect (7, 15) = BCD	X
* Rect (4, 12) = $B \bar{C} \bar{D}$	X

* Function essential يكون مكتوب بال Function

* $SOM \rightarrow SOP$
 POS


لم ينصرت زجج ال (0s) في Maxterm

* قراءة المطلوب الامتحان جيداً

* $\neq \sigma \Rightarrow 7 \text{ segma.}$

OR No thing

اذا لم يبق شيء
error في الحل



* $F(A, B, C, D) =$

$AB + \bar{A}\bar{C}\bar{D} + \bar{A}CD + \bar{A}\bar{B}C$

$(12,13,14,15) \quad (0,4) \quad (3,7) \quad (2,3)$

essential

$GN = 11 + 4 + 4 = 19$

* $F(A, B, C, D) = AB + \bar{A}\bar{B}\bar{D} + \bar{A}CD + B\bar{C}\bar{D}$


$(0,2) \quad (3,7) \quad (4,12)$

$GN = 11 + 4 + 4 = 19$

طالعكم نفس ال cost
بالسنة فادى من الحلته بغير حرج

* POS :-

زيراس



$F = \bar{A}B + \bar{B}\bar{D} \rightarrow$

اذا احد ال هو 0
كتب ياخذ
Z = 10


$F = \bar{F} = (A + \bar{B}) \cdot (B + D)$

(1)

(1)

(2)

* $F(A, B, C, D) = \prod_M (0, 2, 4, 5, 8, 7)$




1-5 SOP: $F(A, B, C, D) = A + \bar{B}D$

0-3 POS: $\bar{F}(A, B, C, D) = \bar{A}\bar{D} + \bar{A}B$

0-3

POS: $\bar{\bar{F}} = F(A, B, C, D) = (A + D) \cdot (A + \bar{B})$

⊖ بعد ذلك يجعل ل \bar{F}
 $F = \bar{\bar{F}}$ complement
 ويطلع POS




X: Don't Care

بدري أجمع أكبر عدد من Ones
 فيستعمل بال (X) عشوائياً أقله ال cost

بدون الاستفادة من ال Don't care
 $F(W, X, Y, Z) = W\bar{X}\bar{Y} + \bar{W}XZ + WXY$
 $GN = 9 + 3 + 3 = 15$

مع الاستفادة من ال Don't care
 $F(W, X, Y, Z) = W + XZ$
 $GN = 5 + 2 = 7$

فكرة عملية على المثال السابق



يعني لو كانت بديتته ان $0 = 5$

و فوق ان $5 = 1$

على نظام BCD بوقفه الرقم

ل [9] فانا ما نعلم شوية

ما بعد ان [9] مثل 10, 11

فبخطهم Don't Care

← وقيدهم بنو بتقليل ال Cost

Subject _____


الموضوع _____

Date: / /

Disable ← circuit

التاريخ: _____


Don't care (X)



EN=1 → 2-input buffer circuit


X buffer is 2-input enable enable is 1

2-inputs		out
EN	IN	
0	0	Hi-Z
0	1	Hi-Z
1	0	0
1	1	1




active high

buffered 2-input EN=0




active low



active low

2- tri state buffer

دو تری اسٹیٹ بفر کے لیے ایک ایسی سکیما دی جائے کہ




n- tri state buffers

Sharing 1 bus (ایک ہی سہارا) پر n بفرز

at least $(n-1)$ buffer should be $Hi-Z$

دوسرے بفرز کا $Hi-Z$ ہونا چاہیے

* how many valid out combination $(2n+1)$




tri state buffer کی سہارا سہارا کی حالت میں

All in gate 5 bits

Tri-State Buffer (3-State Buffer)

- For the symbol and truth table, IN is the data input, and EN is the control input
داتا انتر / بفض النظر
- For EN = 0, regardless of the value on IN (denoted by X), the output value is Hi-Z
Switch / الة بستقر بال
- For EN = 1, the output value follows the input value



Truth Table


EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

don't care

Resolving 3-State Values on a Connection

- Connection of two tri-state buffer outputs, B_1 and B_0 , to a wire, **OL (Output Line)** \rightarrow Multiplexed Output

EN_1	EN_0	IN_1	IN_0	B_1	B_0	OL
0	0	X	X	Hi-Z	Hi-Z	Hi-Z
0	1	X	0	Hi-Z	0	0
0	1	X	1	Hi-Z	1	1
1	0	0	X	0	Hi-Z	0
1	0	1	X	1	Hi-Z	1
1	1	0	0	0	0	0
1	1	1	1	1	1	1
1	1	0	1	0	1	1
1	1	1	0	1	0	0




Logic and Computer Design Fundamentals, 4e
Prentice-Hall, Inc.
© 2008 Pearson Education, Inc.

Chapter

Resolving 3-State Values on a Connection

- Connection of two tri-state buffer outputs, B_1 and B_0 , to a wire, **OL (Output Line)** \rightarrow Multiplexed Output

EN_1	EN_0	IN_1	IN_0	B_1	B_0	OL
0	0	X	X	Hi-Z	Hi-Z	Hi-Z
0	1	X	0	Hi-Z	0	0
0	1	X	1	Hi-Z	1	1
1	0	0	X	0	Hi-Z	0
1	0	1	X	1	Hi-Z	1
1	1	0	0	0	0	0
1	1	1	1	1	1	1
1	1	0	1	0	1	Fire
1	1	1	0	1	0	Fire



$Hi-Z \sim Hi-Z \rightarrow Hi-Z$
 $Hi-Z \sim 0 \rightarrow 0$
 $Hi-Z \sim 1 \rightarrow 1$
 $0 \sim 0 \rightarrow 0$
 $1 \sim 1 \rightarrow 1$
 $0 \sim 1 \rightarrow \text{Fire}$
 $1 \sim 0 \rightarrow \text{Fire}$

Handwritten notes in Arabic: "عني ما يترى يتخلوا مع بعضه" and "ما يكونوا EN الـ متخلوا مع بعضه".

= [* at least (n-1) must be in Hi-Z
 * at most one is active]

Resolving 3-State Values on a Connection

output $\rightarrow 0$
 $2n + 1$ = valid connection

Resulting Rule: At least one buffer output value must be Hi-Z. Why?

- Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit

• How many valid buffer output combinations exist?

→ • 5 valid output combination

What is the rule for "n" tri-state buffers connected to wire OL? $EN = 0$

- At least "n-1" buffer outputs must be Hi-Z
- How many valid buffer output combinations exist?
 - Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z. Also all buffers can be Hi-Z. So there are $2n + 1$ valid combinations.


Tri-State Logic Circuit

Data-selector EN_1, EN_0 active at the same time

■ **Data Selection Function:** If $s = 0$, $OL = IN_0$, else $OL = IN_1$

■ Performing data selection with tri-state buffers:

S	EN_1	EN_0	IN_1	IN_0	OL
0	0	1	X	0	0
0	0	1	X	1	1
1	1	0	0	X	0
1	1	0	1	X	1



■ Since $EN_0 = \bar{s}$ and $EN_1 = s$, one of the two buffer outputs is always Hi-Z. one of them will be active

$S \quad IN_0 \quad IN_1$

Logic Functions using Tri-State Buffers

Implement AND gate using 3-State buffers and inverters


$$F(X, Y) = X \cdot Y$$

Use X as control input:

- When $X = 0, F = 0$ regardless of the value of Y
- When $X = 1, F = Y$

EN		
X	Y	F
0	0	0
0	1	0
1	0	0
1	1	1

X هو المتغير الأكثر أهمية \leftarrow most significant variable



Logic Functions using Tri-State Buffers

Implement AND gate using 3-State buffers and inverters


$$F(X, Y) = X \cdot Y$$

Use X as control input:

- When $X = 0, F = 0$ regardless of the value of Y
- When $X = 1, F = Y$

X	Y	F
0	0	0
0	1	0
1	0	0
1	1	1


$F=0$
 $F=X$
 $F=Y$



في X
AND gate

Logic Functions using Tri-State Buffers

Write the Boolean expression of $F(A,B,C)$ given the diagram below:



Odd and Even Functions

- The 1s of an *odd function* correspond to minterms having an index with an odd number of 1s.

		y	
	001 ↑	3	2
		1	1
x	4	5	7
	1		1
		z ↓	
			111

		C	
	0	1	3
		1	2
	4	5	7
	1		1
		B	
A	12	13	15
		1	14
	8	9	11
	1		1
		D	

- The 1s of an *even function* correspond to minterms having an index with an even number of 1s.

		y	
	000	3	2
		1	1
x	4	5	7
		1	1
		z	


		C	
	0	1	3
	1		1
	4	5	7
		1	6
		B	
A	12	13	15
	1		1
	8	9	11
		1	10
		D	

Combinational Circuits

A combinational logic circuit has:

- A set of m Boolean inputs,
- A set of n Boolean outputs, and
- n **switching functions**, each mapping the 2^m input combinations to an output such that the **current output depends only on the current input values**

A block diagram:



Design Procedure

1. Specification

- Write a specification for the circuit **if one is not already available**. *What does the circuit do? Including names or symbols for inputs and outputs*

2. Formulation

- Derive a **truth table** or **initial Boolean equations** that define the required relationships between the inputs and outputs, if not in the specification

3. Optimization

- Apply **2-level optimization** using **K-maps**
- Draw a **logic diagram** for the resulting circuit using **ANDs, ORs, and inverters**

Design Procedure

4. Technology Mapping

- Map the logic diagram to the **implementation technology selected**

5. Verification

- Verify the correctness of the **final design** *من خلال* manually or using **simulation**

Design Example 1

- Specification:** Design a combinational circuit that has ^x3 inputs (X, Y, Z) and ^xone output F , such that $F = 1$ when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2)
 - This is called *majority function* (i.e. majority of inputs must be 1 for the function to be 1) *أكثر الأجزاء*


- Formulation:** *تكون 0 إذا كان عدد الأجزاء 0*

X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Design Example 1 Cont.


Optimization:

$$F(X, Y, Z) = XY + XZ + YZ$$



Technology Mapping:

Mapping with a library containing inverters, 2-input AND, 2-input OR



6
Digital Logic Fundamentals, 4e
© Pearson Education, Inc.

Design Example 2

0₀ إلى على التنازل
0₁ إلى على اليمين

Specification: Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O₁, O₀), such that:

O ₁ O ₀ = 00	When A = B and Both are even
O ₁ O ₀ = 01	When A < B
O ₁ O ₀ = 10	When A > B
O ₁ O ₀ = 11	When A = B and Both are odd

Formulation:

بحرور الف. بيطينا رعم

0₀ الوجه اليمين فقط
C₁ اليسار

	A(A ₁ A ₀)	B(B ₁ B ₀)	O(O ₁ O ₀)
0	00	00	00
1	00	01	01
2	00	10	01
3	00	11	01
4	01	00	10
5	01	01	11
6	01	10	01
7	01	11	01
8	10	00	10
9	10	01	10
10	10	10	00
11	10	11	01
12	11	00	10
13	11	01	10
14	11	10	10
15	11	11	11

B > A (rows 2, 3, 6, 7)
A > B (rows 4, 8, 9)
A = B (rows 0, 5, 10, 15)

Design Example2 Cont.

Optimization and Technology Mapping:

$$16 * 2 = 32$$


عشاق اعلیٰ
2-k map

		O_0		B_1	
		0	1	3	2
			1	1	1
		4	5	7	6
A_0			1	1	1
		12	13	15	14
A_1				1	
		8	9	11	10
		B_0			
		O_1		B_1	
		0	1	3	2
		4	5	7	6
A_0		1	1		
		12	13	15	14
A_1		1	1	1	1
		8	9	11	10
		B_0			




Design Example 2 Cont.

Optimization and Technology Mapping:

$$O_0 = B_1 B_0 + \bar{A}_1 B_1 + \bar{A}_1 B_0$$



$$O_1 = A_1 A_0 + A_0 \bar{B}_1 + A_1 \bar{B}_1$$



Design Example 3

1. Specification

- BCD to Excess-3 code converter ←
- Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- BCD input is labeled A, B, C, D
- Excess-3 output is labeled W, X, Y, Z

Design Example 3 Cont.

2. Formulation

ABCD	WXYZ
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX

BCD = 9 1001
 +3
 ⇒ Excess 3 = 12 1100

9 <

don't care

$$\uparrow 16 \times 4 = 64$$

↓
bits

4-Knapp für...

Design Example 3 Cont.

3. Optimization

W

		C		
	0	1	3	2
	4	5	7	6
		1	1	1
	12	13	15	14
A	X	X	X	X
	8	9	11	10
	1	1	X	X
		D		

X

		C		
	0	1	3	2
	4	5	7	6
		1	1	1
	12	13	15	14
A	X	X	X	X
	8	9	11	10
		1	X	X
		D		

Y

		C		
	0	1	3	2
	4	5	7	6
		1	1	
	12	13	15	14
A	X	X	X	X
	8	9	11	10
	1		X	X
		D		

Z

		C		
	0	1	3	2
	4	5	7	6
		1		1
	12	13	15	14
A	X	X	X	X
	8	9	11	10
	1		X	X
		D		

Design Example 3 Cont.

3. Optimization

$$W = A + BC + BD$$

$$X = \bar{B}D + \bar{B}C + B\bar{C}\bar{D}$$

$$Y = \bar{C}\bar{D} + CD$$

$$Z = \bar{D}$$

W

		C		
	0	1	3	2
	4	5	7	6
		1	1	1
	12	13	15	14
A	X	X	X	X
	8	9	11	10
	1	1	X	X
		D		

X

		C		
	0	1	3	2
	4	5	7	6
		1	1	1
	12	13	15	14
A	X	X	X	X
	8	9	11	10
		1	X	X
		D		

Y

		C		
	0	1	3	2
	4	5	7	6
		1	1	
	12	13	15	14
A	X	X	X	X
	8	9	11	10
	1		X	X
		D		


Z

		C		
	0	1	3	2
	4	5	7	6
		1		1
	12	13	15	14
A	X	X	X	X
	8	9	11	10
	1		X	X
		D		

Design Example3 Cont.

4. Technology Mapping

- Mapping with a library containing inverters, 2-input AND, 2-input OR



Mapping to NAND gates

Assumptions:

- Gate loading and delay are ignored
- **Cell library** contains an ^①inverter and ^② n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available


The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

بدینا نکات تبدیل (inverter) کے استعمال سے (cost) کم


NAND Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :

- a. A circuit input or driving NAND gate output, and
- b. The attached NAND gate inputs.







NAND Mapping Example



(a)

NAND Mapping Example



Computer Design Fundamentals, 4e
SSTes
John Education, Inc.

Chapter 3 - Part 1 24

Mapping to NOR gates

Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NOR gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs


NOR Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :


- A circuit input or driving NOR gate output, and
- The attached NOR gate inputs.




NOR Mapping Example



NOR Mapping Example



NOR Mapping Example



Functions and Functional Blocks

- The functions considered are those found to be very useful in design
- Corresponding to each of the functions is a combinational circuit implementation called a *functional block*
- In the past, functional blocks were packaged as small-scale-integrated (SSI), medium-scale-integrated (MSI), and large-scale-integrated (LSI) circuits
- Today, they are often simply implemented within a very-large-scale-integrated (VLSI) circuit

Logic and Computer Design: Fundamentals for Design Engineers, 5th Edition
© 2024 Pearson Education, Inc.


Chapter 3

Rudimentary Logic Functions

- Functions of a single variable ^{OR ZERO}
- Can be used on the inputs to functional blocks to implement other than the block's intended function
- Value fixing: a, b
- Transferring: c
- Inverting: d
- Enabling: next slide

Functions of One Variable				
X	F = 0	F = 1	F = X	F = \bar{X}
0	0	1	0	1
1	0	1	1	0

value fixing




Logic and Computer Design: Fundamentals for Design Engineers, 5th Edition
© 2024 Pearson Education, Inc.

Chapter 3


Enabling Function

- **Enabling** ^{سمح} permits an input signal to pass through to an output
- **Disabling** blocks an input signal from passing through to an output, **replacing it with a fixed value**
- The value on the output when it is disabled can be **Hi-Z** (as for three-state buffers and transmission gates), 0, or 1

- When disabled, 0 output



- When disabled, 1 output



Computer Design Fundamentals, 4e
© 2015
Pearson Education, Inc.

Chapter 3 6

Decoding

- **Decoding:** ^{تحويل} the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces **a unique output code**

- Circuits that perform decoding are called decoders ^{تنفيذ}

- Functional blocks for decoding are

- called n -to- m line decoders, where $m \leq 2^n$, and
- generate 2^n (or fewer) minterms for the n input variables

أصل


1-to-2 Line Decoder

▪ When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's


▪ Only one output is active at a time

A	D_0	D_1
0	1	0
1	0	1

(a)



(b)



(c)

▪ Decoders are used to control multiple circuits by enabling only one of them at a time


2-to-4 Line Decoder

value


2-to-3

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)



(c)



(b)

- No more optimization is possible
- Note that the 2-to-4 line decoder is made up of two 1-to-2-line decoders and 4 AND gates

Decoder Expansion

توسيع

n : inputs
 2^n : outputs

- General procedure given in book for any decoder with n **inputs and 2^n outputs**
- This procedure builds a decoder backward from the outputs using

1. Let $k = n$

2. We need 2^k **2-input** AND gates driven as follows:

- **If k is even,** drive the gates using two $k/2$ -to- $2^{k/2}$ decoders
- **If k is odd,** drive the gates using one $(k+1)/2$ -to- $2^{(k+1)/2}$ decoder and one $(k-1)/2$ -to- $2^{(k-1)/2}$ decoder

3. For each decoder resulting from step 2, repeat step 2 until $k = 1$. For $k = 1$, use 1-to-2 decoder

Decoder Expansion - Example 1

$$2^3 = 8$$

▪ 3-to-8-line decoder

- $k = n = 3$

- We need 2^3 (8) 2-input AND gates driven as follows:

- k is odd, so split to:

$n=3 \leftarrow$

- 2-to-4-line decoder
- 1-to-2-line decoder

- 2-to-4-line decoder $\rightarrow k = n = 2$

- We need 2^2 (4) 2-input AND gates driven as follows:

- k is even, so split to:

- Two 1-to-2-line decoder


- See next slide for result

Decoder Expansion - Example 1

$$GN = 8 \times 2 + 4 \times 2 + 3$$


$$GN = 27$$

Straight forward design
has the same GN cost



2-to-4 Line Decoder with Enable

- Attach 4-enabling circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a Demultiplexer




EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

كنا اضمارنا الحالات المفردة


حالاتنا عن الواحد

2-to-4 Line Decoder with Enable

- Attach 4-enabling circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a Demultiplexer



EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



with enable

2-to-4 Decoder using 1-to-2 Decoders and Inverters

Handwritten notes:
↓
بیت
قسمت
*

	A_1
0	0
1	0
2	1
3	1


A_0	
0	0
1	1
0	1
1	0

D_0	D_1
1	0
0	1
0	0
0	0

1st 1-to-2 Decoder

D_2	D_3
0	0
0	0
1	0
0	1

2nd 1-to-2 Decoder



3-to-8 Decoder using 2-to-4 Decoders and Inverters


with enable

بشكل الترتيب A₀ A₁ بتفرقة الترتيب
 جدول الحقيقة على ترتيبه بالجدول A₁ انكتبه اول ولا هو الثاني


A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	1	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0
1	1	0	0	0	1	0	0	0	0
0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	1	0	0
1	0	0	0	0	0	0	0	1	0
1	1	0	0	0	0	0	0	0	1

1st 2-to4 Decoder

2nd 2-to4 Decoder



4-to-16 Decoder using Only 2-to-4 Decoders



Computer Design Fundamentals, 4e
© 2013 Pearson Education, Inc.

Combinational Logic Implementation - Decoder and OR Gates

- Implement m functions of n variables with:
 - Sum-of-minterms expressions SOM
 - One n -to- 2^n -line decoder
 - m OR gates, one for each function
 - For each function, the OR gate has k inputs, where k is the number of minterms in the function
- **Approach 1:**
 - Find the truth table for the functions
 - Make a connection to the corresponding OR from the corresponding decoder output wherever a 1 appears in the truth table
- **Approach 2:**
 - Find the minterms for each output function
 - OR the minterms together

Example 1

- Implement function f using decoder and OR gate:

1 function $f(x, y, z) = x\bar{z} + \bar{x}y$
3 variables


- $n = 3$ variables \rightarrow 3-to-8 decoder
- One function \rightarrow One OR gate
- Solution: Convert f to SOM format

$$f = x\bar{z}(y + \bar{y}) + \bar{x}y(z + \bar{z}) = xy\bar{z} + x\bar{y}\bar{z} + \bar{x}yz + \bar{x}y\bar{z}$$

$$f(x, y, z) = \sum_m(2, 3, 4, 6) \rightarrow 4\text{-input OR gate}$$

the most significant

Decoder is a Minterm Generator



most significant

Example 2

- Implement function f using decoder and OR gate:


$$f(w, x, y, z) = \sum_m(0, 4, 8, 11, 12, 14, 15)$$

الدكتور يفضل التقسيم اربعا

- $n = 4$ variables \rightarrow 4-to-16 decoder
- One function with 7 minterms \rightarrow One 7-input OR gate

عدد المتكامل
 $\frac{16}{2} = 8$
 $7 \leq 8$

If number of minterms is greater than $\frac{2^n}{2}$, then design for complement F (\bar{F}) and use NOR gate instead of OR to generate F



Example 3

Implement functions C and S using decoder and OR gates:

$n = 3$ variables \rightarrow 3-to-8 decoder


Two function \rightarrow Two OR gates

Solution: *٣. بدور على ال Min لكل مضكفة*
الحال (C و S) ← كما عينا الناتج = ١

$C = \sum_m(3,5,6,7) \rightarrow$ 4-input OR gate

$S = \sum_m(1,2,4,7) \rightarrow$ 4-input OR gate

	X	Y	Z	C	S
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1



most significant.

Example 4

Implement the following set of odd parity functions of

(A_7, A_6, A_5, A_4)

$P_1 = A_7 \oplus A_5 \oplus A_4$

$P_2 = A_7 \oplus A_6 \oplus A_4$

$P_3 = A_7 \oplus A_6 \oplus A_5$

Finding sum of minterms expressions


$P_1 = \sum_m(1,2,5,6,8,11,12,15)$

$P_2 = \sum_m(1,3,4,6,8,10,13,15)$

$P_3 = \sum_m(2,3,4,5,8,9,14,15)$

Find circuit

Is this a good idea?



$* A_7, A_6, A_5, A_4$

$$P_1 = A_7 \oplus A_5 \oplus A_4$$

$$= \bar{A}_7 \bar{A}_5 A_4 + \bar{A}_7 A_5 \bar{A}_4 + A_7 \bar{A}_5 \bar{A}_4 + A_7 A_5 A_4$$

* بما ليته وزعنا ال (comp) مثل هوك لانه بالساعة جايي انه بيد ال (1) ال (odd parity) فانا لازم اضعه انه يكون عدد ال (1's) فردي

* بعدين جاز ANDing مع العنصر المنقود من ال Function مثل $(A_6 + \bar{A}_6)$ لانه سوا رح تاثر على ال function كاني زدت او اعلت مع AND فعا تاثر القيعه

* كل حد رح يصير حوت فانا عندني 4 حدود رح يصيروا 8

$$\bar{A}_7 \bar{A}_6 \bar{A}_5 A_4 + \bar{A}_7 A_6 \bar{A}_5 A_4 + \bar{A}_7 \bar{A}_6 A_5 \bar{A}_4 + \bar{A}_7 A_6 A_5 \bar{A}_4$$

$$A_7 \bar{A}_6 \bar{A}_5 \bar{A}_4 + A_7 A_6 \bar{A}_5 \bar{A}_4 + A_7 \bar{A}_6 A_5 A_4 + A_7 A_6 A_5 A_4$$


$\Rightarrow P_1 = \sum m(1, 2, 5, 6, 8, 11, 12, 15)$

والباقي نفس الخطوات الحل

Example 5


- ① Implement function F using 3-to-8 decoder, AND gate and
- ② inverters:
- ③ $F(A, B, C) = \sum m(1, 3, 5, 7)$

\Rightarrow Solution with 5 inverters:



\Rightarrow Solution with 4 inverters:

$F(A, B, C) = \prod M(0, 2, 4, 6)$



$$F(A, B, C) = \sum m(1, 3, 5, 7)$$

- $n = 3$ variables
- 3-to-8 decoder
- One function \rightarrow One OR gate


طريقة حل
الديكودر
الجارية

AND

وساكنه استعمل
inverter



طريقة التحويل من
OR \rightarrow AND




Encoding


- **Encoding**: the opposite of decoding - the conversion of an m -bit input code to a n -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called **encoders**
- An encoder has 2^n (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears

2-to-1 Encoder & 4-to-2 Encoder

D_1	D_0	A
0	0	Invalid Input
0	1	0
1	0	1
1	1	Invalid Input



$$A = D_1 \cdot \overline{D_0} = D_1$$




(a)

(b)


(c)

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



$$A_0 = D_1 + D_3$$

$$A_1 = D_2 + D_3$$




(a)

(b)

(c)

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


(a)



$$A_0 = D_1 + D_3$$

$$A_1 = D_2 + D_3$$


(b)



(c)

8-to-3 Encoder (Octal-to-Binary Encoder)

	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	0	1	0	0	0
1	0	0	0	0	0	0	1	0	0	0	1
2	0	0	0	0	0	1	0	0	0	1	0
3	0	0	0	0	1	0	0	0	0	1	1
4	0	0	0	1	0	0	0	0	1	0	0
5	0	0	1	0	0	0	0	0	1	0	1
6	0	1	0	0	0	0	0	0	1	1	0
7	1	0	0	0	0	0	0	0	1	1	1



* بیشتر متنا $A_0 = 1$
و بعد
متنا A_1

(a)

$$A_0 = \overline{D_1} + \overline{D_3} + D_5 + D_7$$

$$A_1 = \overline{D_2} + \overline{D_3} + D_6 + D_7$$

$$A_2 = \overline{D_4} + D_5 + D_6 + D_7$$

(b)

(c)

Decimal-to-BCD Encoder

- **Inputs:** 10 bits corresponding to decimal digits 0 through 9, (D_0, \dots, D_9)
- **Outputs:** 4 bits with BCD codes (A_3, A_2, A_1, A_0)
- ⇒ **Function:** If input bit D_i is a 1, then the output is the BCD code for i
- The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly

Decimal-to-BCD Encoder Cont.

- Input D_i is a term in equation A_j if bit A_j is 1 in the binary value for i
- Equations:
$$A_3 = D_8 + D_9$$
$$A_2 = D_4 + D_5 + D_6 + D_7$$
$$A_1 = D_2 + D_3 + D_6 + D_7$$
$$A_0 = D_1 + D_3 + D_5 + D_7 + D_9$$
- What happens if two inputs are high simultaneously?
 - For example if D_3 and D_6 are high, then the output is 0111 which indicates that only D_7 is high ???
 - **Solution:** Establish input priority

Priority Encoder

- If more than one input value is 1, then the encoder just designed does not work
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a **priority encoder**
- Among the 1s that appear, **it selects the most significant input position** (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position
- **High priority encoder:** gives priority for the input whose value is 1 and has the **highest subscript**
- **low priority encoder:** gives priority for the input whose value is 1 and has the **lowest subscript**
- If all inputs are 0's, what happens?
 - • Define an output (V) to encode whether the input is valid or not
 - • When all inputs are 0's, V is set to 0 indicating that the input is invalid, otherwise V is set to 1

الدكتور
بحدودهم
بالاصحاح

4-to-2 Low Priority Encoder

في حالة $D_1 + \dots + D_0$ لا يقدر الحسنة

# of Minterms/ Rows	D_3	D_2	D_1	D_0	A		V
					A_1	A_0	
1	0	0	0	0	X	X	0
8	X	X	X	1	0	0	1
4	X	X	1	0	0	1	1
2	X	1	0	0	1	0	1
1	1	0	0	0	1	1	1

(a)

$$A_0 = D_1 \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$$

$$A_0 = \overline{D_0} (D_1 + D_3 \overline{D_2} \overline{D_1})$$

$$A_0 = \overline{D_0} (D_1 + D_3 \overline{D_2})$$

$$A_0 = D_1 \overline{D_0} + D_3 \overline{D_2} \overline{D_0}$$

$$A_1 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$$

$$A_1 = \overline{D_1} \overline{D_0} (D_2 + D_3 \overline{D_2})$$

$$A_1 = \overline{D_1} \overline{D_0} (D_2 + D_3)$$


$$A_1 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_1} \overline{D_0}$$

برتبة على most significant

Number of Minterms per Row = $2^{\#}$ of don't cares

$$V = D_3 + D_2 + D_1 + D_0$$

(b)



(c)

4-to-2 High Priority Encoder

#_of_Miniterms/ Rows	D_3	D_2	D_1	D_0	A_1	A_0	V
1	0	0	0	0	X	X	0
1	0	0	0	1	0	0	1
2	0	0	1	X	0	1	1
4	0	1	X	X	1	0	1
8	1	X	X	X	1	1	1

(a)

$$A_0 = D_3 + \overline{D_3} \overline{D_2} D_1$$


$$A_0 = D_3 + \overline{D_2} D_1$$

$$A_1 = D_3 + \overline{D_3} D_2$$

$$A_1 = D_3 + D_2$$

$$V = D_3 + D_2 + D_1 + D_0$$

(b)



(c)

5-input Priority Encoder

- Priority encoder with 5 inputs (D_4, D_3, D_2, D_1, D_0) - highest priority to most significant 1 present - Code outputs A_2, A_1, A_0 and V where V indicates at least one 1 present

No. of Min-terms/Row	Inputs					Outputs			
	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0	V
1	0	0	0	0	0	X	X	X	0
1	0	0	0	0	1	0	0	0	1
2	0	0	0	1	X	0	0	1	1
4	0	0	1	X	X	0	1	0	1
8	0	1	X	X	X	0	1	1	1
16	1	X	X	X	X	1	0	0	1

- X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

5-input Priority Encoder Cont.

- Could use a K-map to get equations, but can be read directly from table and manually optimized if careful:

$$A_2 = D_4$$

$$A_1 = \bar{D}_4 D_3 + \bar{D}_4 \bar{D}_3 D_2 = \bar{D}_4 (D_3 + D_2)$$

$$A_1 = \bar{D}_4 D_3 + \bar{D}_4 D_2$$

$$A_0 = \bar{D}_4 D_3 + \bar{D}_4 \bar{D}_3 \bar{D}_2 D_1 = \bar{D}_4 (D_3 + \bar{D}_2 D_1)$$

$$A_0 = \bar{D}_4 D_3 + \bar{D}_4 \bar{D}_2 D_1$$


$$V = D_4 + D_3 + D_2 + D_1 + D_0$$

Selecting

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - ⇒ • A set of information inputs from which the selection is made
 - ⇒ • A single output
 - ⇒ • A set of control lines for making the selection
- Logic circuits that perform selecting are called **multiplexers**
- Selecting can also be done by **three-state logic**

Multiplexers (MUX) (Data Selectors)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs (S_{n-1}, \dots, S_0) called selection inputs, 2^n information inputs (I_{2^n-1}, \dots, I_0), and one output Y
- A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires



2-to-1-Line MUX

control inputs

$2^3 = 8$
* يعني هذا الجدول
كله الامتداد

$S=0$ يسهل I_0
تظهر
 $S=1$ يسهل I_1
تظهر


- Since $2 = 2^1$, $n = 1$
- The single selection variable S has two values:
 - $S = 0$ selects input I_0
 - $S = 1$ selects input I_1
- The equation:
 $Y = \bar{S}I_0 + SI_1$
- The circuit:

S	I_1	I_0	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



$Y = I_0$

$Y = I_1$

S	Y
0	I_0
1	I_1



$2^1 = 2$ information inputs




4-to-1-Line MUX

- Since $4 = 2^2$, $n = 2$
- There are two selection variables ($S_1 S_0$) and they have four values:
 - $S_1 S_0 = 00$ selects input I_0
 - $S_1 S_0 = 01$ selects input I_1
 - $S_1 S_0 = 10$ selects input I_2
 - $S_1 S_0 = 11$ selects input I_3
- The equation:


$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



4-to-1-line MUX Cont.

- 2-to-4-line decoder
- 4 2-input AND gates
- 4-input OR gate



2-to-1-Line MUX Cont.

- Note the regions of the multiplexer circuit shown:
 - 1-to-2-line Decoder
 - 2 Enabling circuits
 - 2-input OR gate


- *In general, for an 2^n -to-1-line multiplexer:*
 - *n -to- 2^n -line decoder*
 - *2^n 2-input AND gate*
 - *One 2^n -input OR gate*

Homework

- Implement 8-to-1-Line MUX and 64-to-1 MUX:
 - How many select lines are needed?
 - Decoder size?
 - How many 2-input AND gates are needed?
 - What is the size of the OR gate?

Multiplexer Width Expansion


- Select "vectors of bits" instead of "bits"
- Example: *4-to-1-line quad multiplexer*




Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2009 Pearson Education, Inc.

Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: *4-to-1-line quad multiplexer*






select
line



Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides


Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer



Multiplexer Width Expansion Cont.

- Can be thought of as four 4-to-1 MUXes:




selection lines

Other Selection Implementations

سلاسل اختيارية
مثال
عبر


Three-state logic



الترتيب من اليمين الى اليسار


Building Large MUXes from Smaller Ones

4-to-1 MUX using three 2-to-1 MUXes



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X


Building Large MUXes from Smaller Ones

4-to-1 MUX using three 2-to-1 MUXes



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

Homework

Build an 8-to-1 MUX using:

- Two 4-to-1 MUX and one 2-to-1 MUX

- One 4-to-1 MUX and multiple 2-to-1 MUXes

- Only 2-to-1 MUXes (How many MUXes are need?)

قد ما بنا باستخدامها

سوال وضعه ارسى

minimum

3

m function } \rightarrow $(m\text{-bit}) 2^n\text{-to-1 MUX}$
 n variable

Combinational Logic Implementation

- Multiplexer Approach 1

Implement m functions of n variables with:

- Sum-of-minterms expressions
- An m -wide 2^n -to-1-line multiplexer
- Design:
 - Find the truth table for the functions
 - In the order they appear in the truth table:
 - Apply the function input variables to the multiplexer select inputs S_{n-1}, \dots, S_0
 - Label the outputs of the multiplexer with the output variables
 - Value-fix the information inputs to the multiplexer using the values from the truth table (for don't cares, apply either 0 or 1)

Example 1

Implement the following function using a single MUX based on Approach 1: $F(x, y, z) = \sum m(0, 5, 7)$


Solution:

- Single function $\rightarrow m = 1$
- 3 variables $\rightarrow n = 3 \rightarrow 8\text{-to-1 MUX}$
- Fill the truth table of F

کپی کرنے کے لیے
Multi ... Res-1

	x	y	z	F
0	0	0	0	1
	0	0	1	0
	0	1	0	0
	0	1	1	0
	1	0	0	0
5	1	0	1	1
	1	1	0	0
7	1	1	1	1

8 inputs



Example 2: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right

مرتباً بهای الگوریتم
بعضی از آن
الگوریتم
لازم
یکون
آنچه
1-bit

	Gray Code ABC	Binary Code XYZ
0	000	000
1	001	001
2	010	011
3	011	010
4	100	111
5	101	110
6	110	100
7	111	101

$X = A$


Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that $X = A$. However, Y and Z are more complex
- Two functions (Y and Z) $\rightarrow m = 2$
- 3 variables (A, B, and C) $\rightarrow n = 3$
- Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
 - connecting A, B, and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

	Gray Code ABC	Binary Code XYZ
0	000	000
1	001	001
2	010	011
3	011	010
4	100	111
5	101	110
6	110	100
7	111	101

* Example 2


طريقة الكود



$m = 3$

$n = 3$

8-to-1 Mux



Gray Code \Rightarrow

	A	B	C	x	y	z
0	0	0	0	0	0	0
1	0	0	1	0	0	1
2	0	1	0	0	1	1
3	0	1	1	0	1	0
4	1	0	0	1	1	1
5	1	0	1	1	1	0
6	1	1	0	1	0	0
7	1	1	1	1	0	1

No. _____

سوال نمبر 1 =


$$\begin{cases} X(A, B, C) = \sum_m (4, 5, 6, 7) \\ Y(A, B, C) = \sum_m (2, 3, 4, 5) \\ Z(A, B, C) = \sum_m (1, 2, 4, 7) \end{cases}$$

Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that $X = A$. However, Y and Z are more complex
- Two functions (Y and Z) $\rightarrow m = 2$
- 3 variables (A, B, and C) $\rightarrow n = 3$
- Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
 - connecting A, B, and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

	Gray Code ABC	Binary Code XYZ
0	000	000
1	001	001
2	010	011
3	011	010
4	100	111
5	101	110
6	110	100
7	111	101

Gray to Binary Code Cont.



Combinational Logic Implementation - Multiplexer Approach 2

تنفيذ
* Implement any m functions of n variables by using:

- An m -wide $2^{(n-1)}$ -to-1-line multiplexer
 - A single inverter if needed
- بتقلل المساحة
 + بتقلل التكلفة

Design:

- Find the truth table for the functions
- Based on the values of the **most significant $(n-1)$ variables**, separate the truth table rows into pairs
- For each pair and output, define a rudimentary function of the **least significant** variable (0, 1, X, \bar{X})
- Connect the **most significant $(n-1)$ variables** to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
- Use the **inverter** to generate the rudimentary function \bar{X}

Example 1

1. بجمع عادي وبتجمع حسب الأهمية
 2. بتكون صفر أو واحد = Function
 3. بتقسمهم أزواج عشان أسون العلاقة مع ناتج ال Function
 4. العلاقة دي بتكون مع least significant


$$2^4 = 16$$

- Implement the following function using a single MUX and an inverter (if needed) based on Approach 2:

$$F(A, B, C, D) = \sum_m (1, 3, 4, 10, 13, 14, 15)$$

Solution:

- Single function $\rightarrow m = 1$
- 4 variables $\rightarrow n = 4 \rightarrow 8\text{-to-1 MUX}$
- Fill the truth table of F



A	B	C	D	F	
0	0	0	0	0	F = D
0	0	0	1	1	
0	0	1	0	0	F = D
0	0	1	1	1	
0	1	0	0	1	F = D̄
0	1	0	1	0	
0	1	1	0	0	F = 0
0	1	1	1	0	
1	0	0	0	0	F = 0
1	0	0	1	0	
1	0	1	0	1	F = D̄
1	0	1	1	0	
1	1	0	0	0	F = D
1	1	0	1	1	
1	1	1	0	1	F = 1
1	1	1	1	1	

Example 2: Gray to Binary Code

Most significant variable (n-1)
 $S_2 = 2 = n-1$

truth table

ABC=1
 ABC=2


بتكون علاقة مع F, D

Single inverter #
 جزء MUX، دالة العكس، \bar{A}


m Functions $m = 1$
 n Variables $n = 4$

m-bit 2^{n-1} to 1 MUX + inverter

* Example 1



كيف العادة بنزاع قوت
 مدار العكس



لا نستخرج العكس
 فقط (بعض العكس)
 + بعض العكس


Example 2: Gray to Binary Code

$A^1 B^1 C^1 = 2$ → $F_1 D$ C

Gray Code ABC	Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z
0 000	000	$Y = 0$	$Z = C$
1 001	001		
2 010	011	$Y = 1$	$Z = \bar{C}$
3 011	010		
4 100	111	$Y = 1$	$Z = \bar{C}$
5 101	110		
6 110	100	$Y = 0$	$Z = C$
7 111	101		

Gray to Binary Code Cont.


- Assign the variables and functions to the multiplexer inputs:



- Note that Approach 2 reduces the cost by almost half compared to Approach 1

Demultiplexer (DMUX)

- Opposite of multiplexer
- Receives one input and directs it to one from 2^n outputs based on n-select lines
- Example: 1-to-2 DMUX




$$Q_0 = \bar{S}I$$

$$Q_1 = SI$$

S	I	Q_1	Q_0
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

output 1 select \bar{S}



- $DMUX \equiv Decoder\ with\ Enable$



1-to-4 DMUX

- $Q_0 = \bar{S}_1 \bar{S}_0 I$
- $Q_1 = \bar{S}_1 S_0 I$
- $Q_2 = S_1 \bar{S}_0 I$
- $Q_3 = S_1 S_0 I$

S_1	S_0	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




Iterative Combinational Circuits

- Arithmetic functions
 - Operate on binary vectors
 - Use the same sub-function in each bit position
- Can design functional block for the sub-function and repeat to obtain functional block for overall function
- **Cell:** sub-function block
- **Iterative array:** array of interconnected cells

ترابط

ANDing) المسألة مع الحل

Block Diagram of an Iterative Array



- Example: $n = 32$
 - Number of inputs = $32 * 2 + 1 + 1 = 66$
 - Truth table rows = 2^{66}
 - Equations with up to 66 input variables
 - Equations with huge number of terms
 - Design impractical!
- Iterative array takes advantage of the regularity to make design feasible

Functional Blocks: Addition

- Binary addition used frequently
- Addition Development:
 - **Half-Adder (HA)**: a 2-input bit-wise addition functional block
 - **Full-Adder (FA)**: a 3-input bit-wise addition functional block
 - **Ripple Carry Adder**: an iterative array to perform vector binary addition

ANDing) المسألة مع الحل block diagram

Functional Block: Half-Adder

- A 2-input, 1-bit width binary adder that performs the following computations:

X	0	0	1	1
<u>+Y</u>	<u>+0</u>	<u>+1</u>	<u>+0</u>	<u>+1</u>
CS	00	01	01	10

1 bit 2 bits: 1 bit half 1 bit 1 bit

- A half adder **adds two bits** to produce a **two-bit sum**

- The sum is expressed as a **sum bit (S)** and a **carry bit (C)**

- The half adder can be specified as a truth table for S and C \Rightarrow

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

carry out \rightarrow SUM


① ②

Logic Simplification and Implementation: Half-Adder


- The K-Map for S, C is:

$$S = X \cdot \bar{Y} + \bar{X} \cdot Y = X \oplus Y$$

$$C = X \cdot Y$$



- The most common half adder implementation is:



3-bit غير half من Full في 2-bits \rightarrow 3-input = 3-bits

Functional Block: Full-Adder


- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a *sum bit (S)* and a *carry bit (C)*

- For a carry-in (Z) of 0, it is the same as the half-adder:

Z	0	0	0	0
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	00	01	01	10

- For a carry-in (Z) of 1:

Z	1	1	1	1
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	01	10	10	11



Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

لزم الکتبا على الیة ؟



Logic Optimization: Full-Adder

- Full-Adder Truth Table:

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

- Full-Adder K-Map:

odd-function \equiv XOR




$$S = \overline{X}YZ + X\overline{Y}Z + XY\overline{Z} + XYZ \quad C = XZ + XY + YZ$$

- The S function is the three-bit XOR function (Odd Function):
 - $S = X \oplus Y \oplus Z$

- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:
 - $C = XY + (X \oplus Y)Z$

Implementation: Full Adder

Common اکثر
1-gate لائے بلوونز



Binary Adders

- To add multiple operands, we “bundle” logical signals together into vectors and use functional blocks that operate on the vectors
- Example: *4-bit ripple carry adder* adds input vectors $A(3:0)$ and $B(3:0)$ to get a sum vector $S(3:0)$
- Note: carry-out of *cell i* becomes carry-in of *cell $i + 1$*


Description	Subscript 3 2 1 0	Name
Carry In	0 1 1 0	C_i
Augend	1 0 1 1	A_i
Addend	0 0 1 1	B_i
Sum	1 1 1 0	S_i
Carry out	0 0 1 1	C_{i+1}

→ Full Adder


4-bit Ripple-Carry Binary Adder

4 bits
عنايه

- A four-bit Ripple Carry Adder made from, four 1-bit Full Adders:



* Carry out of cell i is the carry in of cell $i+1$





4-bits 4-bits 4-bits
over flow

Homework

* لا زودناي نغفد على equation عنايه نغفد على خطاي

half Adder 7/8

- Design a 4-bit ripple-carry adder using HA's only?



$$C_{out} = X \cdot Y + (X \oplus Y) \cdot Z$$


$$A_i \cdot B_i + (A_i \oplus B_i) \cdot C_i$$

Unsigned Subtraction

When we subtract one bit from another, two bits are produced: **difference bit (D)** and **borrow bit (B)**

X	0	1	0	0
-Y	0	1	0	1
<u>BD</u>	00	11	01	00

$B=0 \therefore B$ \leftarrow \downarrow
 $B=1 \therefore B$ \leftarrow \downarrow



Algorithm:

- Subtract the *subtrahend (N)* from the *minuend (M)*
- If no end borrow occurs, then $M \geq N$ and the result is a non-negative number and correct
- If an end borrow occurs, then $N > M$ and the difference $(M - N + 2^n)$ is subtracted from 2^n , and a minus sign is appended to the result

$$\begin{array}{r} 10 \quad n=1 \\ - 1 \\ \hline 1 \end{array} \quad M = N + 2^1 = 0 - 1 + 2 = 1$$

Magnitude \leftarrow $2^n - (M - N + 2^n)$
 بدون إشارة \leftarrow

Unsigned Subtraction

Magnitude

بغير إشارة
كلهم
positive
يخفي

$$2^n - (M - N + 2^n)$$

$$2^n - M + N - 2^n$$

$$\boxed{N - M}$$

Examples:

$$4 - 7 + 2^4 = 13$$

$$\begin{array}{r} 0000 \rightarrow 2^4 = 16 \\ - 1101 \rightarrow 4\text{-bits} \\ \hline 0011 \end{array}$$

* العيبية ترازا طلع صغاه
لازم اتمعه على الطريقة

0	1	1	0	1
1001	0100 $M=4$	10011	10010110	01100100
-0111	-0111 $N=7$	-11110	-01100100	-10010110
0010	1101	10101	00110010	11001110
	10000	100000		10000000
	-1101	-10101		-11001110
	(-) 0011	(-) 01011		(-) 00110010

خطا
لغون
لازم اتمعه
بلا مستطان بخط
(-)
ال


$$I_0 \quad I_1 \quad S(\text{Subtract/Add}) = 1 \quad 0$$

Unsigned Subtraction (continued)

- The subtraction, $2^n - D$, is taking the 2's complement of D
- To do both unsigned addition and unsigned subtraction requires:

- Addition and Subtraction are performed in parallel and Subtract/Add chooses between them

- Quite complex!
- **Goal:** Shared simpler logic for both addition and subtraction
- Introduce complements as an approach



Complements

- For a number system with **radix (r)**, there are two complements:
 - **Diminished Radix Complement**
 - Famously known as **(r - 1)'s complement**
 - Examples:
 - 1's complement for radix 2
 - 9's complement for radix 10
 - For a number (N) with n-digits, the diminished radix complement is defined as:
 - $(r^n - 1) - N$ → هاد د اءا بطلع عندي بالاحسن ولا زما احوال للبيعة المطلوبة
 - **Radix Complement**
 - Famously known as **r's complement** for radix r
 - Examples:
 - 2's complement in binary
 - 10's complement in decimal
 - For a number (N) with n-digits, r's complement is defined as:
 - • $r^n - N$, when $N \neq 0$
 - • 0, when $N = 0$

Diminished Radix Complement \equiv $(r-1)$'s complement

radix

- If N is a number of n -digits with radix (r) , then
 - $N + (r-1)$'s complement of $N = \underbrace{(r-1)(r-1)(r-1) \dots (r-1)}_{n\text{-digits}}$
 - The $(r-1)$'s complement can be computed by subtracting each digit from $(r-1)$

* يعني لو عدد
مبنى السجود
4's complement of
(21)₅ يعني
55 - 21 = (34)₅
44

- **Example:** Find 1's complement of $(1011)_2$
- $r=2, n=4$ → the number of digits $\rightarrow (15)_{10}$ بجولنا 10
Decimal binary 8s
 - Answer is $(2^4 - 1) - (1011)_2 = (0100)_2$
 - Notice that $(1011)_2 + (0100)_2 = (1111)_2$ which is $(2-1)(2-1)(2-1)(2-1)$

- **Example:** Find 9's complement of $(45)_{10}$
- $r=10, n=2$
 - Answer is $(10^2 - 1) - (45)_{10} = (54)_{10}$
 - Notice that $(45)_{10} + (54)_{10} = (99)_{10}$ which is $(10-1)(10-1)$

$\times N + (r-1)$'s complement of N
 $= \underbrace{(r-1)(r-1)(r-1) \dots}_{n\text{-times}}$

- **Example:** Find 7's complement of $(671)_8$
- $r=8, n=3$ بجولنا 8
octal
 - Answer is $(8^3 - 1) - (671)_8 = (106)_8$ ✓
 - Notice that $(671)_8 + (106)_8 = (777)_8$ which is $(8-1)(8-1)(8-1)$

$(45)_{10} + (54)_{10} = (99)_{10}$

~~FFFF FF~~
 $N = (3AD56)_{16}$

15's complement of $N = (C52A9)_{16}$

Binary 1's Complement

- For $r = 2$, $N = 01110011_2$, $n = 8$ (8 digits):

$$(r^n - 1) = 256 - 1 = 255_{10} \text{ or } 11111111_2$$

- The 1's complement of 01110011_2 is then:

11111111

– 01110011

10001100

لو ما بدى
أحسبه بتفاح
جواب تاني

تاني عملت
complement
في حالة ال binary

لا لازم اكرم بعد
ال bits الي مخلصين
لا يصح

بسه بالتناجي
Binary ←

- Since the $2^n - 1$ factor consists of all 1's and since $1 - 0 = 1$ and $1 - 1 = 0$, the one's complement is obtained *by complementing each individual bit (bitwise NOT)*

Radix Complement $\equiv r^n - N$

$(10) = (F+1)_{16} \leftarrow (15)_{10}$
 * أكبر رقم بالسادة عشر
 إثبات التحويل
 $(1 \times 16) + (0 \times 16) = 16$

$$\begin{array}{r} 21 \\ -16 \\ \hline 5 \end{array} + \begin{array}{r} A \\ B \\ \hline 15 \end{array} = \begin{array}{r} 30 \\ -16 \\ \hline 14 \end{array} + \begin{array}{r} F \\ F \\ F \\ \hline 1E \end{array}$$

$$\begin{array}{r} 30 \\ 16 \\ \hline 14 \end{array}$$

 $(14)_{16}$

For number N with n-digit and radix r

- If $N \neq 0$, r's complement of $N = r^n - N$
 - r's complement = (r-1)'s complement + 1
- If $N = 0$, r's complement of $N = 0$

Example: Find 10's complement of $(92)_{10}$

- $r = 10, n = 2$
- Answer is $10^2 - (92)_{10} = (8)_{10}$
- Notice that 9's complement of $(92)_{10}$ is $(7)_{10}$

10's complement = 9's complement + 1

Example: Find 16's complement of $(3AE7)_{16}$

- $r = 16, n = 4$
- Answer is $16^4 - (3AE7)_{16} = (10000)_{16} - (3AE7)_{16} = (C519)_{16}$
- 15's complement = $(C518)_{16} \rightarrow 16's \text{ complement} = (C518)_{16} + 1 = (C519)_{16}$

$$\begin{array}{r} F F F F \\ 3 A E 7 \\ \hline C 5 1 8 + 1 \end{array}$$

$$\begin{array}{r} C 5 1 F \\ \hline C 5 2 0 \end{array}$$

Binary 2's Complement

For $r = 2, N = 01110011_2, n = 8$ (8 digits), we have:

- $(r^n) = 256_{10}$ or 100000000_2
- The 2's complement of (01110011) is then:

$$\begin{array}{r} 10000000 \\ - 01110011 \\ \hline 10001101 \end{array}$$

- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware
- Remember the 2's complement of $(000..00)_2$ is $(000..00)_2$
- Complement of a complement restores the number to its original value:

The Complement of complement $N = 2^n - (2^n - N) = N$

لو اعلمتها عدد زوجي يتحول نقصا الرقم
 * كما انها NOT NOT
 * عدد فردي كما في اعداد 11 //


Alternate 2's Complement Method

بصورت
Binary

Given: an n -bit binary number, beginning at the least significant bit and proceeding upward:

- Copy all least significant 0's
- Copy the first 1
- Complement all bits thereafter

بدرعالي اوله قسمة digit قسمة
1 بعدت. بقية الاله بعد
اول رقم 1



نزله زي ما هو
بجانب

2's Complement Example:

10010100

- Copy underlined bits:

100

- and complement bits to the left:

01101100

Subtraction with 2's Complement

- For n -digit, unsigned numbers M and N , find $M - N$ in base 2:
 - Add the 2's complement of the subtrahend N to the minuend M :
 - $M - N \implies M + (2^n - N) = M - N + 2^n$
- If $M \geq N$, the *sum* produces end carry 2^n which is discarded; and from above, $M - N$ remains
- If $M < N$, the *sum* does not produce end carry, and from above, is equal to $2^n - (N - M)$ which is the 2's complement of $(N - M)$
- To obtain the result $-(N - M)$, take the 2's complement of the sum and place a “-” to its left

→ end carry
 $M \geq N$
 $(M - N)$ is correct
→ no end carry / $N > M$
 $N - M$
 $2^n - (M - N + 2^n) = N - M$

Unsigned 2's Complement Subtraction Example: (M > N)

- Find $01010100_2 - 01000011_2$

$$\begin{array}{r}
 01010100 \\
 - 01000011 \xrightarrow{2's\ comp} + 10111101 \rightarrow 8\text{-bits} \\
 \hline
 00010001
 \end{array}$$

از رقم مندی اکثر بتجاویز
 بتجاویز القيمة الأخرى وبأخذ الرقم المناسب
 end carry آخر بتجاویز

- The carry of 1 indicates that no correction of the result is required

* اذا لم يندى الرقم آخر في كل الشمال يعتبر أنه الجواب صحيح ما يندى
 تكملة و يحدف آخر رقم ياتي هو الرقم

Unsigned 2's Complement Subtraction Example: (M < N)

- Find $01000011_2 - 01010100_2$

$$\begin{array}{r}
 01000011 \\
 - 01010100 \xrightarrow{2's\ comp} + 10101100 \rightarrow 8\text{-bits} \\
 \hline
 11101111 \xrightarrow{2's\ comp} 00010001
 \end{array}$$

0 01000011 → 8-bits
 11101111 2's comp
 00010001

it's not correct
 الجواب ∴ carry ∴ 8-bits
 2's comp آتاه

- The carry of 0 indicates that a correction of the result is required

- Result = - (00010001)

2's Complement Adder/Subtractor for Unsigned Numbers

MUX 2 option
 خيار واحد او خيارين

Addition I_0 I_1 I_2 I_3
 Subtraction I_0 I_1 I_2 I_3

Subtraction can be done by addition of the 2's Complement

1. Complement each bit (1's Complement)
2. Add 1 to the result

$$X \oplus 0 = X$$

$$X \oplus 1 = \bar{X}$$

The circuit shown computes $A + B$ and $A - B$:

Subtract ($S = 1$): $A - B = A + (2^n - B) = A + \bar{B} + 1$

The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C_0

If $C_4 = 1$ ($A \geq B$): correct result

If $C_4 = 0$ ($A < B$): result = $2^n - (B - A)$


- Use 2's complement logic **OR**
- Use Adder/Subtractor again with:
 - $A = 0$
 - $B = 2^n - (B - A)$

$C_0 = 0$ $G = 1$
 $A + B$ $A + \bar{B} + 1$
 $(A - B)$

input subtraction Addition

Add ($S = 0$): $A + B$

- B is passed through unchanged



input
 ايضا
 في
 2

Signed Integers

- *Positive numbers and zero* can be represented by unsigned *n*-digit, radix *r* numbers. *We need a representation for negative numbers*
- To represent a sign (+ or -) we need exactly one more bit of information (1 binary digit gives $2^1 = 2$ elements which is exactly what is needed).
- Since computers use binary numbers, by convention, *the most significant bit is interpreted as a sign bit:*

(-) (+) $\overset{\text{sign}}{\leftarrow} s a_{n-2} \dots a_2 a_1 a_0$
where:

$s = 0$ for Positive numbers

$s = 1$ for Negative numbers

and $a_i = 0$ or 1 represent the magnitude in some form

2's complement $-(2^3) 2^2 2^1 2^0 = -8 + 4 + 0 + 1 = -3$

1 1 0 1

بعض البتات

Signed Integer Representations

▪ **Signed-Magnitude:** here the $(n - 1)$ digits are interpreted as a positive magnitude

- Max = $+(2^{n-1} - 1)$
- Min = $-(2^{n-1} - 1)$




→ • Two representation for zero (i.e. ± 0)

▪ **Signed-Complement:** here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:

• **Signed 1's Complement:** Uses 1's Complement Arithmetic


- Max = $+(2^{n-1} - 1)$
- Min = $-(2^{n-1} - 1)$



→ • Two representation for zero (i.e. ± 0)

• **Signed 2's Complement:** Uses 2's Complement Arithmetic

- Max = $+(2^{n-1} - 1)$
- Min = -2^{n-1}
- Single representation for zero



المسألة
Zero
Range
 $(2^{n-1} - 1), -2^{n-1}$

$-(2^{n-1})$

Signed Integer Representation Example

▪ $r = 2, n = 3$

* Only in 2's complement


$-(2^2) 2^1 2^0 = -4 + 2 + 1 = -1$

$-(2^3) 2^2 2^1 2^0 = -8 + 4 + 2 + 1 = -1$

Number	Signed-Magnitude	1's Complement	2's Complement
+3	011	011	011
+2	010	010	010
+1	001	001	001
+0	000	000	000
-0	100	111	----
-1	101	110	111
-2	110	101	110
-3	111	100	101
-4	----	----	100

▪ Represent the number -9 using 8-bits

- Sign-Magnitude = 10001001
- 1's complement = 11110110
- 2's complement = 11110111



2's Complement Signed Numbers

- Signed 2's complement is the most common representation for signed numbers

- Focus of the course

- For any n-bit 2's complement signed number $(b_{n-1}b_{n-2}b_{n-3} \dots b_2b_1b_0)$, the decimal value is given by

$$Value = (-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$$

- Example: What is value of the 2's complement number $(100111)_2$?

$$Value = -2^5 \times 1 + 7 = -25$$

$$\begin{array}{cccccc} -(2)^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \\ \backslash & / & / & / & / & / \\ 1 & 0 & 0 & 1 & 1 & 1 \end{array} = -32 + 4 + 2 + 1 = \boxed{-25}$$

Signed-2's Complement Arithmetic

▪ Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

▪ Subtraction:

- Form the complement of the number you are subtracting
- Follow the same rules for addition
- $A - B = A + (-B) = A + (\bar{B} + 1)$

Negation $\hookrightarrow (2^n - B)$

Signed 2's Complement Addition

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (+13) \quad \underline{00001101} \\
 \hline
 00010011 \quad (+19)
 \end{array}$$

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (+13) \quad \underline{00001101} \\
 \hline
 \boxed{1}00000111 \quad (+7)
 \end{array}$$

Carry-out is ignored

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (-13) \quad \underline{11110011} \rightarrow 2' \text{comp} \\
 \hline
 11111001 \quad (-7)
 \end{array}$$

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (-13) \quad \underline{11110011} \\
 \hline
 \boxed{1}11101101 \quad (-19)
 \end{array}$$

Carry-out is ignored

Signed 2's Complement Subtraction

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 - \quad + \\
 (+13) \quad \underline{11110011} \\
 \hline
 11111001 \quad (-7)
 \end{array}$$

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 - \quad + \\
 (+13) \quad \underline{11110011} \\
 \hline
 \boxed{1}11101101 \quad (-19)
 \end{array}$$

Carry-out is ignored

العدد الموجب
2's complement
0000111
-7 ∴ 7

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 - \quad + \\
 (-13) \quad \underline{00001101} \\
 \hline
 00010011 \quad (+19)
 \end{array}$$


$$\begin{array}{r}
 (-6) \quad 11111010 \\
 - \quad + \\
 (-13) \quad \underline{00001101} \\
 \hline
 \boxed{1}00000111 \quad (+7)
 \end{array}$$

Carry-out is ignored

2's Complement Adder/Subtractor for Signed Numbers

Subtraction can be done **by addition of the 2's Complement**

1. Complement each bit (1's Complement)
 2. Add 1 to the result
- The circuit shown computes $A + B$ and $A - B$:




Subtract ($S = 1$): $A - B = A + (2^n - B) = A + \bar{B} + 1$

- The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C_0

Add ($S = 0$): $A + B$


- B is passed through unchanged

Same Hardware for Signed and Unsigned numbers




Computer Organization Fundamentals, An
High School
Source: Educator, Inc.

Overflow Detection




- In computers, the number of bits is fixed
- Overflow occurs if $n + 1$ bits are required to contain the result from an n -bit addition or subtraction
- Unsigned number overflow is detected from the end carry-out when adding two unsigned numbers

- Overflow is impossible for unsigned subtraction



Carry-out = 1 \rightarrow Overflow



unsigned

- Signed number overflow can occur for:
 - Addition of two operands with the same sign
 - Subtraction of operands with different signs

Signed-number Overflow Detection

- Signed number cases with carries C_n and C_{n-1} shown for correct result signs:

$$\begin{array}{r}
 0 \quad 0 \quad 1 \quad 1 \\
 \wedge \quad \wedge \quad \wedge \quad \wedge \\
 0 \quad 0 \quad 1 \quad 1 \\
 + 0 \quad -1 \quad -0 \quad +1 \\
 \hline
 0 \quad 0 \quad 10 \quad 11
 \end{array}$$

Addition

$$\begin{array}{r}
 0111 (+7) \\
 0111 (+7) \\
 \hline
 01110
 \end{array}$$


- Signed number cases with carries shown for erroneous result signs (indicating overflow):

$$\begin{array}{r}
 0 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 1 \quad 0 \\
 0 \quad 0 \quad 1 \quad 1 \\
 + 0 \quad -1 \quad -0 \quad +1 \\
 \hline
 1 \quad 1 \quad 0 \quad 0
 \end{array}$$

$$\begin{array}{r}
 1000 (-8) \\
 1000 (-8) \\
 \hline
 10000 \\
 \boxed{1}
 \end{array}$$

$$\begin{array}{r}
 0111 (+7) \\
 1000 (-8) \\
 \hline
 1111
 \end{array}$$

- Simplest way to implement signed overflow is: $OV = C_n \oplus C_{n-1}$



$OV = 0$ الجواب صحيح
 $OV = 1$ الجواب خطأ

Signed-number Overflow Examples

$n = 8$ bits
 $2^{-1} = 2^{-1}$ 0-to-255 ← unsigned

- 8-bit signed number range between: -128 to +127

في كل مرة
تغيرت
القيمة
OV

$ \begin{array}{r} (+70) \quad 01000110 \\ + \quad + \\ (+80) \quad 01010000 \\ \hline 10010110 \quad (-106) \end{array} $ <p>OV: $V = C_7 \oplus C_8 = 1 \oplus 0 = 1$</p>	$ \begin{array}{r} (-70) \quad 10111010 \\ + \quad + \\ (-80) \quad 10110000 \\ \hline 101101010 \quad (+106) \end{array} $ <p>$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$</p>
--	---

$ \begin{array}{r} (+70) \quad 01000110 \\ + \quad + \\ (-80) \quad 01010000 \\ \hline 10010110 \quad (-106) \end{array} $ <p>$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$</p>	$ \begin{array}{r} (-70) \quad 10111010 \\ + \quad + \\ (+80) \quad 10110000 \\ \hline 101101010 \quad (+106) \end{array} $ <p>$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$</p>
--	---

30
40
70 → Range

Multiplication/Division by 2^n

ع. 171
171

بالتربيع بغير الرقم
 ▪ Multiplication by 2^n : Shift left by n

• Add n-zeros on the left

بالتقسيم بغير الرقم
 ▪ Division by 2^n : Shift right by n

• Add n-zeros on the right

4 2 1
 ▪ Multiplication by $(100)_2$



• Shift left by 2
 $= 2^2$

▪ Division by $(100)_2$

• Shift right by 2

• Quotient = $C_3C_2C_1C_0$


• Remainder = $C_{-1}C_{-2}$



Multiplication by a Constant

▪ Multiplication of $B(3:0)$ by 101

▪ See text Figure 4-10 in page 171 for contraction



Zero Fill

unsigned numbers

▪ **Zero fill:** filling an m -bit operand with 0s to become an n -bit operand with $n > m$

▪ Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end

▪ **Example:** 11110101 filled to 16 bits


• MSB end: ¹⁶0000000011110101 (Zero Extension)

• LSB end: 1111010100000000

لأننا ما غيرنا بقية الرقم

على اليسار

signed



Extension

لأننا ما غيرنا بقية الرقم
على اليسار

▪ **Extension:** increase in the number of bits at the MSB end of an operand by using a complement representation

• Copies the MSB of the operand into the new positions

• Positive operand example - 01110101 extended to 16 bits:

0000000011110101

• Negative operand example - 11110101 extended to 16 bits:

1111111111110101

Multiplication/Division by 2^n

171

بالضرب بجبر الرقم
 ▪ Multiplication by 2^n : Shift left by n

بالقسمة
 ▪ Add n-zeros on the left

بالتقسيم
 ▪ Division by 2^n : Shift right by n



الرقم
 ▪ Add n-zeros on the right

4 2 1
 ▪ Multiplication by $(100)_2$

• Shift left by 2
 $= 2^2$

▪ Division by $(100)_2$

- Shift right by 2
- Quotient = $C_3C_2C_1C_0$
- Remainder = $C_{-1}C_{-2}$




(b)
 Decimal point

Multiplication by a Constant

▪ Multiplication of $B(3:0)$ by 101

▪ See text Figure 4-10 in page 171 for contraction




Zero Fill unsigned numbers

- **Zero fill:** filling an m -bit operand with 0s to become an n -bit operand with $n > m$
- Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end

▪ **Example: 11110101 filled to 16 bits**


• MSB end: ¹⁶0000000011110101 (Zero Extension)

• LSB end: ¹⁶1111010100000000



↓
علا السيار

Extension



- **Extension:** increase in the number of bits at the MSB end of an operand by using a complement representation

- Copies the MSB of the operand into the new positions

- Positive operand example - 01110101 extended to 16 bits:

0000000011110101

- Negative operand example - 11110101 extended to 16 bits:

1111111111110101

Comparator A, B 4 bit
 $A < B \Rightarrow A - B < 0$
 $A = B \Rightarrow A - B = 0$
 $A > B \Rightarrow A - B > 0$

Hexadecimal, Octal, BCD Addition


$A + B + 1 = 0 - B$

Hexadecimal and Octal Addition:

- Add each digit then take modulus (r)

$$\begin{array}{r} (59F)_{16} \\ + \\ (E46)_{16} \\ \hline (13E5)_{16} \end{array}$$

$$\begin{array}{r} (762)_8 \\ + \\ (345)_8 \\ \hline (1327)_8 \end{array}$$



BCD Addition:

- Add each 4-bit together
 - If the binary sum is greater than 1001
 - Add 0110 to the result

$$\begin{array}{r} (448)_{10} \quad (0100 \ 0100 \ 1000)_E \\ + \\ (489)_{10} \quad (0100 \ 1000 \ 1001)_B \\ \hline (937)_{10} \quad 1001 \ 1101 \ 0001 \\ + \quad 0110 \ 0110 \\ \hline 1001 \ 0011 \ 0111 \end{array}$$

Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.



$A = 1000 \ (-8) \quad A - B$
 $B = 0011 \ (+3)$

Terms of Use

$$\begin{array}{r} 1000 \\ + 0011 \\ \hline 1101 \\ \hline 10101 \end{array}$$


sign num $\leftarrow OV = C_4 \oplus C_3$
 $= 1 \oplus 0$
 $= 1$

- All (or portions) of this material © 2008 by Pearson Education, Inc.
- Permission is given to incorporate this material or adaptations thereof into classroom presentations and handouts to instructors in courses adopting the latest edition of Logic and Computer Design Fundamentals as the course textbook.
- These materials or adaptations thereof are not to be sold or otherwise offered for consideration.
- This Terms of Use slide or page is to be included within the original materials or any adaptations thereof.



Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.

Overview




- Part 1 - Storage Elements and Analysis
 - Introduction to sequential circuits
 - Types of sequential circuits
 - Storage elements
 - Latches
 - Flip-flops
 - Sequential circuit analysis
 - State tables
 - State diagrams
 - Equivalent states
 - Moore and Mealy Models
- Part 2 - Sequential Circuit Design

Introduction to Sequential Circuits


- A Sequential circuit contains:

- **Storage elements:**
 - ① Latches or Flip-Flops
- **Combinational Logic:**

- Implements a multiple-output switching function
- Inputs are signals from the outside
- Outputs are signals to the outside
- Other inputs, State or Present State, are signals from storage elements
- The remaining outputs, Next State are inputs to storage elements



Introduction to Sequential Circuits

- 
- **Combinatorial Logic**
 - **Next state function**

$$\text{Next State} = f(\text{Inputs}, \text{State})$$

OR $\text{Next State} = f(\text{State})$
 - **Output function (Mealy)**

$$\text{Outputs} = g(\text{Inputs}, \text{State})$$
 - **Output function (Moore)**

$$\text{Outputs} = g(\text{State})$$
 - Output function type depends on specification and affects the design significantly

Types of Sequential Circuits

- **Depends on the times at which:**
 - storage elements ^{*} observe their inputs, and
 - storage elements ^{*} change their state
- ▪ **Synchronous** → *simple* *system*
 - Behavior defined from knowledge of its signals at **discrete instances of time**
 - Storage elements observe inputs and can change state only in relation to a timing signal (**clock pulses** from a *clock*)
 - *Simple to design but slow*
- **Asynchronous** *very simple* *slow*
 - Behavior defined from knowledge of inputs at any **instant of time** and the order in **continuous time** in which inputs change
 - *Complex to design but fast*

Storage Elements

- Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch
- Storage elements: **Latches** and **Flip-flops (FFs)**
- Latches and FFs differ in:
 - Number of inputs
 - Manner in which the inputs affect the binary state
- Latch:
 - Asynchronous
 - Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.


Chapter 5 - Part 1

Basic (NOR) SR Latch

2 inputs → 2 outputs
Q, Q̄ are always opposite

Cross-coupling two NOR gates Feed back loop

R	S	Q	Q̄	Comment
0	0	Q	Q̄	Hold, no change
0	1	1	0	Set
1	0	0	1	Reset
1	1	0	0	Not allowed




- Time sequence behavior:
- S = 1, R = 1 is forbidden as input pattern

Time	R	S	Q	Q̄	Comment
	0	0	?	?	Stored state unknown
	0	1	1	0	"Set" Q to 1
	0	0	1	0	Now Q "remembers" 1
	1	0	0	1	"Reset" Q to 0
	0	0	0	1	Now Q "remembers" 0
	1	1	0	0	Both go low
	0	0	?	?	Unstable!

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

Chapter 5 - Part 1 8

Timing Waveform of NOR SR Latch




at the same time
 لا يجوز أن يكون \bar{S} و \bar{R} منخفضين في نفس الوقت
 because it will be unstable
 لأن كلاهما سيجب أن يثبتا بالامتداد لازم الدكتور يكون معينا بداية Q و \bar{Q}
 هو ملاحظه من ال delay بنوعه time

Basic (NAND) $\bar{S}\bar{R}$ Latch

لازم أن يثبت الامتحان في الرسمة

- **Cross-coupling** two NAND gates
- **Active low inputs**



\bar{R}	\bar{S}	Q	\bar{Q}	Comment
0	0	1	1	Not allowed
0	1	0	1	Reset
1	0	1	0	Set
1	1	Q	\bar{Q}	Hold, no change

- Time sequence behavior:


- $\bar{S} = 0, \bar{R} = 0$ is forbidden as

Time ↓

\bar{R}	\bar{S}	Q	\bar{Q}	Comment
1	1	?	?	Stored state unknown
1	0	1	0	"Set" Q to 1
1	1	1	0	Now Q "remembers" 1
0	1	0	1	"Reset" Q to 0
1	1	0	1	Now Q "remembers" 0
0	0	1	1	Both go high
1	1	?	?	Unstable!

Flip-Flops


- **Master-slave flip-flop**
- **Edge-triggered flip-flop**
- Standard symbols for storage elements
- Direct inputs to flip-flops



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

SR Master-Slave Flip-Flop


- **Consists of two clocked SR latches in series with the clock on the second latch inverted**



- **The input** is observed by the first latch with **C = 1**
- **The output** is changed by the second latch with **C = 0**
- **The path from input to output is broken by the difference in clocking values (C = 1 and C = 0)**

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Timing diagram for SR Master-Slave Flip-Flop



Master-Slave Flip-Flop Problem

S and/or R are permitted to change while C = 1

Chances of 0s or 1s catching




0s Catching

+ve pulse ← بتغير بال +ve pulse (0's catching)

wave بتطلع دايك * بالمتجان لا تبني ال wave form

على ال (negatid edge) وشوف قعة - و R
 و يعمل الرسالة أو بتغير ال 0's OR 1's catching



Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.


Chapter 5 - Part 1 1

Flip-Flop Solution

at discreat time ← بزمن 1-bit

بانتغير ال output ال على ال edge triggered pulse

- Use **edge-triggering** instead of master-slave
- An **edge-triggered** flip-flop ignores the pulse while it is at a constant level and triggers only during a **transition** of the clock signal
- Edge-triggered flip-flops** can be built directly at the electronic circuit level, or
- A **master-slave D flip-flop** which also exhibits **edge-triggered behavior** can be used



نفس ال design

Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.

Chapter 5 - Part 1 20

لا تلتصق بغيره
بشأنه عند edges


هو ضروري احسن

بقدر قيمة ال Q
من قيمة ال D
+ve pulse
شغل

Edge-Triggered D Flip-Flop

Negative

The edge-triggered D flip-flop is the same as the master-slave D flip-flop



- It can be formed by:
 - Replacing the first clocked SR latch with a clocked D latch or
 - Adding a D input and inverter to a master-slave SR flip-flop
- The 1s and 0s catching behaviors are not present with D replacing S and R inputs
- The change of the D flip-flop output is associated with the negative edge at the end of the pulse
- It is called a negative-edge triggered flip-flop


and Computer Design Fundamentals, 4e
Chapter 5 - Part 1

As one block box
input output (negative edge)
D = 0 → Q = 0
D = 1 → Q = 1

No 1s catching in the edge-triggered D Flip-Flops

لا يلتصق بالمتحيز الإلكتروني (D, C) input output

D-FF لا يلتصق بالمتحيز



and Computer Design Fundamentals, 4e
Chapter 5 - Part 1

Chapter 5 - Part 1
correct output


raising edge triggered
Master slave

Application 2-inverters delay

Positive-Edge Triggered D Flip-Flop


- Formed by adding inverter to clock input

لازم ان ح توصلا لـ 2 ببقه الوقت
في غير التمر على ح



- Q changes to the value on D applied at the positive clock edge

- Our choice as the **standard flip-flop** for most sequential circuits




Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

Standard Symbols for Storage Elements

✓ → ✓
* → *
بداها بصفه


- Latches:** input بتغير القوي المتزنا داخلهم



SR - Flip - flop


(a) Latches

- Master-Slave:** 2-latches بتغير عند Master
- Postponed output indicators**



(b) Master-Slave Flip-Flops

- Edge-Triggered:** most common
- Dynamic indicator**



(c) Edge-Triggered Flip-Flops

Master active when C = 1
Slave active when C = 0


Master active when C = 0
Slave active when C = 1

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

positive edge triggered D

Master slave +ve edge tri

Timing diagram of A SR Master-Slave Flip-Flop



حوض المفرد كان hold
 ما تستقر في 0, 1, 0
 يعني كان Q تضاعف
 في 0 فقط
 catching

zero's catching
 unstable
 Reset Set 27
 X اذا سألنا ما 0's, 1's catching في S, R, Q
 دها سألنا ~~بسطح~~ بسطح (+ve edge)


2 - FFs \rightarrow 4 states

5-4 Sequential Circuit Analysis

Consider the following circuit:

- What does it do?
- How do the outputs change when an input arrives?


* maximum num of states = 2^m
 M = of FF's



Sequential Circuit Model

General Model


- Current or Present State at time (t) is stored in an array of flip-flops.
- Next State is a Boolean function of State and Inputs.
- Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).



present state A, B
 current " A(t), B(t)
 state A(t), B(t)
 Next State D_A, D_B
 $A(t+1), B(t+1)$
 $D_A(t), D_B(t)$
 * eq. ual. Flip Flop JS *

Previous Example (from Fig. 5-15)

- **Input:** X only one
- **Output:** Y
- **State:** (A(t), B(t))
 Example: (AB) = (01), (10)
- **Next State:**
 $(D_A(t), D_B(t))$
 $= (A(t+1), B(t+1))$



Is this a Moore or Mealy machine?

inputs) الى بايعد على ل
 ل الى سارو
 inputs

Steps for Analyzing a Sequential Circuit

1. Find the input equations (D_A, D_B) to the flip-flops (next state equations) and the output equation.
2. Derive the State Table (describes the behavior of a sequential circuit).
3. Draw the State Diagram (graphical description of the behavior of the sequential circuit).
4. Simulation

لا نه لازم آختنجا
بأبسط صور

$$y = AX + A = A(X+1) = A$$

دستغاده ←
معادله آخرجا
mealy

Step 1: Input and output equations


Boolean equations for the inputs to the flip flops:

- $D_A = AX + BX = D_{(A)}(t+1) = A(t+1) X$
- $D_B = \bar{A} X$

Output Y *جزء من outputs* *اذا Input* *mealy*

- $Y = \bar{X} (A + B)$

- Also can be written as
- $A(t+1) = D_A = A(t) X + B(t) X$
 - $B(t+1) = D_B = \bar{A}(t) X$
 - $Y = \bar{X} (A(t) + B(t))$



* لو كان عندك 2 outputs لازم تاكد انه كل الحاديات مابعد على ال outputs

Step 2: State Table

The state table: shows what the *next state* and the *output* will be as a function of the present state and the input:

Inputs of the combinational circuit		Outputs of the table	
Present State	Input	Next State	Output

The State Table can be considered a truth table defining the combinational circuits:

- the inputs are Present State and Input,
- and the outputs are Next State and Output

تعبير الالسي بس
1-D

State Table For The Example

- For the example: $A(t+1) = A(t) x + B(t) x$
 $B(t+1) = A'(t) x$
 $Y(t) = X' (B(t) + A(t))$

1-Dimension

Inputs of the table Outputs of the table

	Present State		Input	Next State		Output
	A(t)	B(t)	X	A(t+1)	B(t+1)	Y
0	0	0	0	0	0	0
1	0	0	1	0	1	0
2	0	1	0	0	0	1
3	0	1	1	1	1	0
4	1	0	0	0	0	1
5	1	0	1	1	0	0
6	1	1	0	0	0	1
7	1	1	1	1	0	0

2³ rows
(2^{m+n}) rows

m: no. of flip-flops
n: no. of inputs

2-D

Alternate State Table

- The previous (1-dimensional table) can become quite lengthy with 2^{m+n} rows (m=no. of flip-flops; n=no. of inputs)
- Alternatively, a 2-dimensional table has the present state in the left column and inputs across the top row
 - $A(t+1) = A(t) X + B(t) X$
 - $B(t+1) = A'(t) X$
 - $Y = X' (B(t) + A(t))$

تعبير عنشان بقولنا
تعبير عنشان بقولنا

2-D

Present State A(t) B(t)	Next State		Output	
	X = 0	X = 1	X=0	X=1
	A(t+1) B(t+1)	A(t+1) B(t+1)	Y	Y
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

2^m

Step 3: State Diagrams


- The sequential circuit function can be represented in graphical form as a state diagram with the following components:



- A circle with the state name in it for each state
- A directed arc from the Present State to the Next State for each state transition



- A label on each directed arc with the Input values which causes the state transition, and




- A label:
 - In each circle with the output value produced, or
 - On each directed arc with the output value produced.

37


State Diagram Convention

Moore Machine:



Moore type output depends only on state

Mealy Machine:




Mealy type output depends on state and input

38

State Diagram For The Example

- Graphical representation of the state table:



39

Step 4: Simulation

- Two types:
 - Functional simulation: objective is to verify the functionality of the circuit
 - Timing simulation: objective is to perform a more realistic testing (with gate delays counted)
- More about this step in the lab (CPE0907234)

Example 2

$m \leftarrow 1 - FF$ $2^{m+n} = 2^3 = 8$
 $n \leftarrow 2 - \text{inputs}$ states
 Moore

0
0
0
1
1
1

- Derive the state table and state diagram for the sequential circuit.

Inputs:-

X, Y

Outputs:-

Z

state:- $A \equiv A(t)$

Next state:-


$D(A), D(A(t)), A(t+1)$

* Input Equations

$DA = D_A(t) = A(t+1) = X \oplus Y \oplus A$

* output Eqs

$Z = A$ Moore




Example 2 Cont.

- State Table:

Preset State A(t)	Next State				Z
	XY = 00	XY = 01	XY = 10	XY = 11	
	A(t+1)	A(t+1)	A(t+1)	A(t+1)	
0	0	1	1	0	0
1	1	0	0	1	1

Pre / Z
ما قبل
الحال
التي
تليها


- State Diagram:



Example 3

- Derive the state table and state diagram for the sequential circuit:

* States :- A, B
 * Next states :- D_A, D_B
 $A(t+1), B(t+1)$
 * Inputs :- X
 * Outputs :- y
 * Input equation :- Next state
 $D_A = (\bar{A} \cdot X) \oplus \bar{B}$
 $D_B = A \oplus B$
 * Output equation :-
 $y = \bar{B} \cdot \bar{A} \cdot \bar{x}$
 $y = B + A + x$ → "Mealy"



Example 3 Cont.

- State Table:


A	B	X
0	0	1

$$A(t+1) = (\bar{A} \cdot X) \oplus \bar{B}$$

$$= 1 \oplus 1 = 0$$

Preset State A(t) B(t)	Next State		Output	
	X = 0	X = 1	X = 0	X = 1
	A(t+1) B(t+1)	A(t+1) B(t+1)	Y	Y
0 0	0 0	1 0	0	1
0 1	1 1	0 1	1	1
1 0	1 1	1 1	1	1
1 1	0 0	0 0	1	1

- State Diagram:



Example 4

SR Flip flop ← positive

Derive the state table and state diagram for the sequential circuit:

* Present state:-

$$Q_A(t) \equiv Q_A$$

$$Q_B(t) \equiv Q_B$$

* Next States

$$Q_A(t+1) \equiv Q_A^+$$

$$Q_B(t+1) \equiv Q_B^+$$

* Inputs: X

* Outputs y(t)


* Input Eq:-

$$S_{QA} = X \cdot \overline{Q_A}$$

$$R_{QA} = \overline{X} + Q_A$$

$$S_{QB} = Q_B + \overline{Q_A} = \overline{Q_B} \cdot Q_A$$

$$R_{QB} = Q_B + \overline{Q_A}$$



L, N = 1
M = 2, k = 2
l = 1
Size = 8 x 10

* Output Eq:-
$$y(t) = X + (Q_A \cdot \overline{Q_B})$$

Example 4 Cont.

SA عكس RA لزم نتيجه عكس سراسر حال

0,0 = بتفرج على ص الاحاديات الى كتبناها.

شترک فراغ کا مایحون flip-flop

current state وبتبعاً


State Table

انما با بتبعونا بالرسه
ما يتكلم عليه ابتدا خلاص الرسه

Present State $Q_A Q_B$	Input X	$S_A R_A$	$S_B R_B$	Next State $Q_A(t+1) Q_B(t+1)$	Output Y
0 0	0	0 1	0 1	0 0	0
0 0	1	1 0	0 1	1 0	1
0 1	0	0 1	0 1	0 0	0
0 1	1	1 0	0 1	1 0	1
1 0	0	0 1	1 0	0 1	1
1 0	1	0 1	1 0	0 1	1
1 1	0	0 1	0 1	0 0	0
1 1	1	0 1	0 1	0 0	1

الرسه
الجزء
ا.ا
SA = QA

State Diagram:



Exercise: Derive the state diagram of the following Circuit



input الرسة ما فيع input

initial state 000 moore Design.

Logic Diagram:

Moore or Mealy?

What is the reset state?



Step 1: Flip-Flop Input Equations

- Variables
 - Inputs: None
 - Outputs: Z
 - State Variables: A, B, C
- Initialization: Reset to (0,0,0)
- Equations
 - $A(t+1) = BC$
 - $B(t+1) = B'C + BC' = B \oplus C$
 - $C(t+1) = A'C'$

$$Z = A$$

53

Step 2: State Table

تغيير الحالة عند الحافة الايجابية


A B C	A ⁺ B ⁺ C ⁺	Z
0 0 0	0 0 1	0
0 0 1	0 1 0	0
0 1 0	0 1 1	0
0 1 1	1 0 0	0
1 0 0	0 0 0	1
1 0 1	0 1 0	1
1 1 0	0 1 0	1
1 1 1	1 0 0	1

$$A(t+1) = BC$$
$$B(t+1) = B'C + BC' = B \oplus C$$
$$C(t+1) = A'C'$$
$$Z = A$$

54

Step 3: State Diagram

Start from the reset state




A B C	A+B+C'	Z
0 0 0	0 0 1	0
0 0 1	0 1 0	0
0 1 0	0 1 1	0
0 1 1	1 0 0	0
1 0 0	0 0 0	1
1 0 1	0 1 0	1
1 1 0	0 1 0	1
1 1 1	1 0 0	1

Are all states used? Which ones? *No*

un used 5, 6, 7 *هذه الحالات* *سynchronous*
 stated *عليهم بشكل طبيعي* *trc edge*
error *بفوتنا على* *states*

5-5 Sequential Circuit Design



Specification

- Component Forms of Specification
 - Written description
 - Mathematical description
 - Hardware description language
 - Tabular description
 - Equation description
 - Diagram describing operation (not just structure)

57


Formulation: Finding a State Diagram

- In specifying a circuit, we use states to remember meaningful properties of past input sequences that are essential to predicting future output values.
- As an example, a sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurrence.
- Next, the state diagram, will be converted to a state table from which the circuit will be designed.

Finding a State Diagram(cont.)


111
س. (1) 111

- Assume that the 2nd 1 arrives of the sequence 1101: needs to be remembered: add a state S_2




- Next, a "0" arrives: part of the sequence 1101 that needs to be remembered; add state S_3
- The next input is "1" which is part of the right sequence 1101; now output $Z=1$

Completing The State Diagram



- Where does the final arrow go to:
 - The final 1 of the sequence 1101 can be the beginning of another sequence; thus the arrow should go to state S_1

Completing The State Diagram




- Start is state S_0 : assume an input $X=0$ arrives; what is the next state?
- Next, consider state S_1 : input $X=0$; next state?
- Next state S_2 and S_3 : completes the diagram
- Each state should have two arrows leaving

Number of FF's $\Rightarrow 2^m = 5$ $m=2$
 Max. number of states

63

Deriving State Table




Present State	Next State		Output	
	x=0	x=1	x=0	x=1
S_0	S_0	S_1	0	0
S_1	S_0	S_2	0	0
S_2	S_3	S_2	0	0
S_3	S_0	S_1	0	1

64

Step 3: State Assignment

- Right now States have names such as S_0 , S_1 , S_2 and S_3
- In actuality these state need to be represented by the outputs of the flip-flops.



- We need to assign each state to a certain output combination AB of the flip-flops:
 - e.g. State $S_0=00$, $S_1=01$, $S_2=10$, $S_3=11$
 - Other combinations are possible: $S_0=00$, $S_1=10$, $S_2=11$, $S_3=01$

65

Popular State Assignments


- 1. Counting order assignment: ✱
 - 00, 01, 10, 11
- 2. Gray code assignment:
 - 00, 01, 11, 10
- 3. One-hot state assignment
 - 0001, 0010, 0100, 1000
- Does state assignment make a difference in cost?

State Assignment: Counting order

"Counting Order" Assignment: State Table:

لازم احوال
آنا شو طرفت


$$\begin{cases} S_0 = 00 \\ S_1 = 01 \\ S_2 = 10 \\ S_3 = 11 \end{cases}$$



Present State	Next State		Output	
	x=0	x=1	x=0	x=1
S ₀	S ₀	S ₁	0	0
S ₁	S ₀	S ₂	0	0
S ₂	S ₃	S ₂	0	0
S ₃	S ₀	S ₁	0	1

Resulting coded state table:

Present State AB	Next State		Output	
	x=0	x=1	x=0	x=1
	A ⁺ B ⁺	A ⁺ B ⁻	Z	Z
00	00	01	0	0
01	00	10	0	0
10	11	10	0	0
11	00	01	0	1



67

Step 4: Find Flip-Flop Input and Output Equations

k-map) (the use of optimized) (simplified) (x)

size of k-map → inputs, present, state



• State Diagram


• State Table

↓ State encoding

• Select type of Flip-flop

• Input equations to FF, output eq.

• Verification



Next state A⁺ and B⁺


68

Find Flip-Flop Input and Output Equations:


Example – Counting Order Assignment

- Using D flip-flops: thus $D_A = A^+$, $D_B = B^+$ (the state table is the truth table for D_A and D_B).
- Interchange the bottom two rows of the state table, to obtain K-maps for D_A , D_B , and Z :

Present State	Next State		Output	
	x = 0	x = 1	x = 0	x = 1
AB	A^+B^+	A^+B^+	Z	Z
00	00	01	0	0
01	00	10	0	0
10	11	10	0	0
11	00	01	0	1



$$D_A = A\bar{B} + X\bar{A}B$$



$$D_B = X\bar{A}\bar{B} + XAB + \bar{X}A\bar{B}$$

$$Z = XAB$$

Gate Input Cost = 22


Step 5: Verification

- We will learn software tools for verifying the functionality of sequential circuits in the lab (CPE0907234)

بسته به state از 0 تا 1

Moore model for Sequence Recognizer "1101"

x
 state 0 گاهی state 1 گاهی
 0 = output 1
 state 0 output = 1
 state 1 output = 0



State Assignment:

- Counting order (3 Flip-flops):

- A = 000, B = 001, C = 010, D = 011, E = 100


- Gray code (3 Flip-flops):

- A = 000, B = 001, C = 011, D = 010, E = 110

- One hot (5 Flip-flops):


- A = 00001, B = 00010, C = 00100, D = 01000, E = 10000

Present State	Next State		Output
	X=0	X=1	
A	A	B	0
B	A	C	0
C	D	C	0
D	A	E	0
E	A	C	1




Exercise

2-input



1101
counting order

Moore Model page
State Diagram



[2] State table

Pre Sta	Input (x)		Ne. st	out
S_0 ^{$Q_A Q_B Q_C$} 000	0	0	S_0 ^{$Q_A Q_B Q_C$} 000	0
S_0 000	1	1	S_1 001	0
S_1 001	0	2	S_0 000	0
S_1 001	1	3	S_2 010	0
S_2 010	0	4	S_3 011	0
S_2 010	1	5	S_2 010	0
S_3 011	0	6	S_0 000	0
S_3 011	1	7	S_4 100	0
S_4 100	0	8	S_0 000	1
S_4 100	1	9	S_2 010	1

[3] State encoding \rightarrow 4 combinations of 5 bit

\rightarrow counting order

at least 3 \rightarrow 5-states

$$S_0 = 000$$

$$S_1 = 001$$

$$S_2 = 010$$

$$S_3 = 011$$

$$S_4 = 100$$

[4] Input output equation must be optimized so we will use k-maps

* 3-input equation because we have 3-FE's \rightarrow (3-bits)

* 1-output eq for Z

* 4-k-maps

* Size 16 $Q_A Q_B Q_C X \equiv 2^4 = 16$

Q_A^+

	Q_C			
	0	1	3	2
	0	0	0	0
	4	5	7	6
	0	0	1	0
Q_A	12	13	15	14
	0	0	0	0
	8	9	11	10
	0	0	0	0
	X			


الباقي كله صفر
بتعبر 0

$$Q_A^T = \bar{Q}_A Q_B Q_C X$$

→ جمع ال Kmap ال Z الينا Moore و بالتحديد
 على ال input بقدر اعتبارها بس 8


$$Z = Q_A \bar{Q}_B \bar{Q}_C \leftarrow \text{state 4}$$

5 Design 3-FF's



Exercise

Free running counter




فرج لود
State

2-input
8 → 16 ← K-map

sequential

- Use D Flip-Flops design a counter that counts 00,01,10,11,00,01,10,11,..etc. ← 2-bit counter Max value = 11 = 3
- The counter also has an input x such that the counter pauses if x=0 and proceeds to the next state if x=1.

2-input # 10
x y
↑
از ابدی محدود
قیمتونه بی عملی
up close hold
01 10



	Q ₁	
Q ₀ ⁺	0	1
	1 1	3 1
	2	
X	4 1	5
	7	6 1
	Q	
	0	

$Q_0^+ = X \oplus Q_0$

Present State Q ₁ Q ₀	Next State	
	X=0 Q ₁ ⁺ Q ₀ ⁺	X=1 Q ₁ ⁺ Q ₀ ⁺
00	0 00	1 01
01	2 01	3 10
10	4 10	5 11
11	6 11	7 00

	Q ₁	
Q ₁ ⁺	0	1
	3 1	2 1
X	4	5 1
	7	6 1
	Q	
	0	

$Q_1^+ = \bar{X}Q_1 + Q_1\bar{Q}_0 + X\bar{Q}_1Q_0$

Unused States in Sequential Circuits Design

- Unused states are states which the system cannot enter under normal operation.
- The system can enter an unused state due to:
 - Outside interference OR
 - Malfunction
- Three ways to accommodate unused states:
 - Assume the next state for the unused state to be don't care
 - Force the next state for the unused state to be one of the used states
 - * Include a special output to indicate that the present state is unused. This output can change the state asynchronously through direct inputs of the state flip-flops

بنظر صفا
بغلاؤ
ع

73

Exercise

size of k-map is $16 \rightarrow 2^4 = A, B, C, D$
3-bits $\rightarrow 3$ FF's

- Use D-FFs to design the sequential circuit that implements the following state table. Note that there are three unused states (000, 110 and 111).

Present State			Input	Next State		
A	B	C	X	A ⁺	B ⁺	C ⁺
0	0	1	0	2	0	1
0	0	1	1	3	0	0
0	1	0	0	4	0	1
0	1	0	1	5	1	0
0	1	1	0	6	0	1
0	1	1	1	7	1	0
1	0	0	0	8	1	0
1	0	0	1	9	1	0
1	0	1	0	10	0	1
1	0	1	1	11	1	0


الطريقة لانه
ط عندى (0,0,0)
والى منه اى
صدا 0

74

J-K Flip-flop

Behavior of JK flip-flop:

- Same as S-R flip-flop with J analogous to S and K analogous to R
- **Except that J = K = 1 is allowed, and**
- For J = K = 1, the flip-flop changes to the **opposite state** (toggle)



J	K	Q(t+1)
0	0	Q(t) no change
0	1	0 reset
1	0	1 set
1	1	$\overline{Q(t)}$ toggle

Behavior described by the characteristic table (function table):

next state
حالات الاحتمالات ويعرّف بالهاتفي ال next state


بالحالت
ال

Design of an edge-triggered J-K Flip-Flop

$$Q(t+1) = Q(t) \overline{J} \overline{K} + 1 \cdot \overline{J} \overline{K} + \overline{Q(t)} J K$$


State table of a JK FF:

Present state Q	Inputs J K	Next state Q(t+1)
0 0	0 0	0
1 0	0 1	0
2 0	1 0	1
3 0	1 1	1
4 1	0 0	1
5 1	0 1	0
6 1	1 0	1
7 1	1 1	0




$$Q(t+1) = D_A = JQ' + K'Q$$

Called the characteristic equation



T Flip-Flop Realization

- Using a D Flip-flop: $D = T \oplus Q(t)$



- Cannot be initialized to a known state using the T input
 - Reset (asynchronous or synchronous) essential

direct د x' م یو گونیا
 → Reset د
 set د

T Flip-Flop Excitation Table

Next state $Q(t+1)$	T	Operation
$Q(t)$	0	No change
$\bar{Q}(t)$	1	Complement

Flip-Flops Characteristics

For analysis


- **Characteristic table** - defines the next state of the flip-flop in terms of flip-flop inputs and current state

- **Characteristic equation** - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.

For design

- **Excitation table** - defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

* لازم احوال input و R و S عشاق T ما عندنا قبة ابتدائية



D Flip-Flop Descriptors

▪ Characteristic Table

D	Q(t+1)	Operation
0	0	Reset
1	1	Set

▪ Characteristic Equation

$$Q(t+1) = D$$

▪ Excitation Table

Q(t + 1)	D	Operation
0	0	Reset
1	1	Set

S-R Flip-Flop Descriptors

Characteristic Table

S	R	Q(t+1)	Operation
0	0	Q	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined

$$Q(t+1) = Q(t) \bar{S} \bar{R} + 0 \bar{S} R + 1 S \bar{R}$$

$$= Q(t) \bar{S} \bar{R} + S \bar{R}$$

$$\Rightarrow S + \bar{R} Q(t)$$

Characteristic Equation

$$Q(t+1) = S + \bar{R} Q, S \cdot R = 0$$

← not included

Excitation Table

Q(t)	Q(t+1)	S	R	Operation
0	0	0	X	No change
0	1	1	0	Set
1	0	0	1	Reset
1	1	X	0	No change


←

Flip-flop Behavior Example

T=0 hold
T=1 toggle
D=0 Q+=0
D=1 Q+=1


- Use the characteristic tables to find the output waveforms for the flip-flops shown:

positive edge triggered
clk لا يتغير
not inverted



Flip-Flop Behavior Example (continued)

- Use the characteristic tables to find the output waveforms for the flip-flops shown:



next state
 Master Slave → لا يملك ماسlave
 input

Exercise: Find State Diagram

Analysis Data

3-TFF

خطوات حل السؤال


- Input & output equations
no input
one output (y)

$$\begin{aligned} T_A &= \bar{C} \\ T_B &= A \\ T_C &= \bar{B} \end{aligned}$$

$$y = A \oplus B \oplus C$$

- State Table

← نبشون ال (T) رسالة على
 بجدلا toggle No change



1 ← toggle
0 ← hold

4-k-map


$$Q(t+1) = Q(t) \oplus T$$

Analysis → charasta

Present state						Next State			Y
A	B	C	T _A	T _B	T _C	A+	B+	C+	y
0	<u>0</u>	0	<u>1</u>	0	1	<u>1</u> toggle	0	1	0
1	0	1	0	0	1	0 hold	0	0	1
2	0	1	0	0	0	1	1	0	1
3	0	1	1	0	0	0	1	1	0
4	1	0	1	1	1	0	1	1	1
5	1	0	1	1	1	1	1	0	0
6	1	1	1	1	0	0	0	0	0
7	1	1	0	1	0	1	0	1	1

بنيو من reset

0 → 5 → 6



Exercise: Find State Diagram

Input: X

State: A, B

Next state: A^+, B^+

Output = y

* Input Eq:

$$J_A = A \cdot X$$

$$\bar{J}_B = A$$


$$K_A = B \cdot X$$

$$K_B = \bar{A}$$

Output

$$y = \bar{B}$$

Moore




Analysis \Rightarrow charac...

J K \rightarrow no change
 0 0 \rightarrow reset
 0 1 \rightarrow set
 1 0 \rightarrow set
 1 1 \rightarrow toggle

Moore

Present state		Input					Next State		Y
A	B	X	J _A	K _A	J _B	K _B	A+	B+	y
0	0	0	0	0	0	1	0	0	1
0	0	1	0	0	0	1	0	0	1
0	1	0	0	0	0	1	0	0	0
0	1	1	0	1	0	1	0	0	0
1	0	0	0	0	1	0	1	1	1
1	0	1	1	0	1	0	1	1	1
1	1	0	0	0	1	0	1	1	0
1	1	1	1	1	1	0	0	1	0



input & present state TA بدو در ورودی state
 (X) state اگر کانه D به state بعدی next
 next state را به state بعدی می دهد

excitation table




TA خودنفسا A+

Mealy

1- Flip flop → 1-bit

Given the following state diagram design the sequential circuit that implements it. Compare the design when TFF & DFF is used.

خطوات در استخراج
 1] Derive state diagram
 2] State table



$y = A + X$

Pre. sta	input	Next. sta	out	TA
PS		NS		
A	X	A ⁺	y	
0	0	0	0	0
0	1	1	1	1
1	0	0	0	1
1	1	1	1	0

$A^+ = A + X$

$A^+ = \bar{A}X + AX = X$

* Excitation table for FF-T

$T_A = A \oplus X$

Q(t)	Q(t+1)	TA
0	0	0
0	1	1
1	0	1
1	1	0

Exercise

* هو صيغة الـ 2
يتكون نفس النوع

2 ← FF الـ 2-bit
عنا 2-bit

Design the sequential circuit that implements the following state table using

- JK Flip-Flops
- T Flip-Flops
- SR Flip-Flops
- D Flip-Flops

2-flip flop


Present State		Input	Next State		Output
A(t)	B(t)	X	A(t+1)	B(t+1)	Y
0	0	0	0	0	0
0	0	1	0	1	1
0	1	0	0	1	0
0	1	1	1	0	1
1	0	0	1	0	1
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	0	0	1

97
 $2^3 = 8$ size of k-map
 num. of k-map = 5 $\Rightarrow J_A, K_A, J_B, K_B, Y$

Using JK FF

Present state	JK				Next State		Y		
	A	B	X	J_A	K_A	J_B		K_B	
0	0	0	0	0	X	0	X	0	0
1	0	0	1	0	X	1	X	0	1
2	0	1	0	0	X	X	0	0	1
3	0	1	1	1	X	X	1	0	1
4	1	0	0	X	0	0	X	1	0
5	1	0	1	X	0	1	X	1	1
6	1	1	0	X	0	X	0	1	1
7	1	1	1	X	1	X	1	0	1

J_A



$J_A = BX$

Subject _____

Date: / / B

Equation

Equation

\bar{J}_A

0	1	3	2
0	0	1	0
4	5	7	6
X	X	X	X

$$\bar{J}_A = B \times A$$

A

\bar{J}_B

0	1	3	2
0	1	X	X
4	5	7	6
0	1	X	X

$$\bar{J}_B = A \times X$$

A

K_A

0	1	3	2
X	X	X	X
4	5	7	6
0	0	1	0

$$K_A = X \times B$$

A

K_B


0	1	3	2
X	X	1	0
4	5	7	6
X	X	1	0

$$K_B = X$$



A

Date: / /

(y)



$y = A + X$



2-FF

Using TFF

Present state							Next State		Y
A	B	X	T_A	T_B	A+	B+	y		
0	0	0	0	0	0	0	0		
1	0	1	0	1	0	1	1		
2	0	1	0	0	0	1	0		
3	0	1	1	1	1	0	1		
4	1	0	0	0	1	0	1		
5	1	0	1	0	1	1	1		
6	1	1	0	0	1	1	1		
7	1	1	1	1	0	0	1		

99

2-FF

Using SR FF

Present state							Next State		Y
A	B	X	S_A	R_A	S_B	R_B	A+	B+	y
0	0	0	0	X	0	X	0	0	0
1	0	1	0	X	1	0	0	1	1
2	0	1	0	X	X	0	0	1	0
3	0	1	1	0	0	1	1	0	1
4	1	0	X	0	0	X	1	0	1
5	1	0	X	0	1	0	1	1	1
6	1	1	X	0	X	0	1	1	1
7	1	1	0	1	0	1	0	0	1

$$T_A =$$

	0	1	3	2
	0	0	1	0
A	4	5	7	6
	0	0	1	0

$$T_A = BX$$

X

$$T_B = X$$

	0	1	3	2
	0	1	1	0
A	4	5	7	6
	1	1	1	1

$$y = A + X$$


ABC

Subject: _____

Date: / /

التاريخ: / /

FF JK



Exercise

Design the sequential circuit that implements the following state table using

- JK Flip-Flops
- T Flip-Flops
- SR Flip-Flops
- D Flip-Flops

Present State		Input X	Next State		Output
A(t)	B(t)		A(t+1)	B(t+1)	Y
0	0	0	0	1	1
0	0	1	0	0	1
0	1	0	1	0	0
0	1	1	1	1	0
1	0	0	0	1	1
1	0	1	0	0	1
1	1	0	1	1	0
1	1	1	1	0	0