

# Embedded Systems

No. ....

E.S.: Computer system embedded on non-computing device that performs one of few dedicated functions, usually with real time constraints.


→ There is deadline, any action after this deadline are useless (timing & delays)

To understand any embedded sys:-

1. Inputs.
2. Outputs.
3. User interaction.
4. Link to other systems.

5. Hardware.


6. Software.



## Characteristics of E.S.:

1. M.C.
2. Software driven: all components in the E.S. are controlled by sw. (program)  
"when to read inputs & what to do in outputs"

always  
running



3. Reliable: almost 100% works correctly.
4. Real time.
5. Autonomous.
6. Work in diverse environment variables.



$T_{\text{desired}}$ $T_{\text{actual}}$
---

$$T_a > T_d$$

turn on compressor.

else

turn off compressor.

M.C. := Computer on chip.

↳ All components of computer are existing on the M.C.

1- CPU: Control for all components <sup>execut. prog.</sup>

2- I/O: deal with external world.

3- Memory: Storage.

[1] Program: permanent.

[2] DATA: Volatile.

easier to write in terms of power and time.

4. ~~buses~~ buses: connect all components together.

⚡

Code <sup>compile</sup> → check syntax  
generate machine code

download  
on M.C. → program memory

run  
on M.C. → Data memory.

\* On power up: The CPU starts executing the code stored at specific address called "Reset Vector".

\* Program Counter: It refers to the instruction to be executed.


On power up  $PC = \text{Reset Vector} = 0000$

PC: holds the address of next instruction  
to be executed.  
↳ auto increment.

On power up,  $PC = \text{reset vector} = 0000$

\* The CPU fetches the instruction that its address is in the PC.


- \* After the instruction is fetched:  
the CPU executes the instruction.
- \* While the CPU is ~~executing~~ executing the instruction, the next instruction is being fetched (PC is auto increment).



Based on bus connections:

1 Von Neuman Arch.


\* fixed bus sizes




2 Harvard Arch.

\* faster due to  
pipelining.


\* variable bus sizes.



Word size ( $w$ ): When you store a value, it reserves  $w$ -bits, when you read a value, it returns  $w$ -bits.



data bus  $\geq w$   
address bus  $\geq \lceil \log_2 N \rceil$



	VNA	Harvard
data	$\max\{8, 15\} = 15$	$\geq 8$
mem	$\max\{8, 11\} = 11$	$\geq \lceil \log_2^{256} \rceil = 8$
Prog	15	$\geq 15$
mem	11	$\geq \lceil \log_2^{2000} \rceil = 11$

## \* Instruction set Architecture :

List of instructions and their ~~details~~ detailed format from which you can write code (programs).

\* When you write code, if the code does not adhere to the ISA; Syntax error that is detected by the compiler.

### Two types for ISA :


- 1- Reduced instruction set computing (RISC)
  - only few simple instructions.
  - longer programs,
  - slower compilation,
  - faster execution (more efficient pipeline).
- 2- Complex instruction set computing ~~(CISC)~~ (CISC)
  - many instructions including complex.
  - many addressing modes.




## Microprocessor & Micro controllers.

P. 22.

μ.C.s within the same family have the same core (inst. set). However, have different peripherals & memory size.



P. 23.



Dual In-line packaging (DIP)

Size is dependent on:

- 1- # of pins (I/Os)
- 2- Spacing between pins

P.24

Working reg (Accumulator):

Holds the result of last executed instruction.

P.25

8-bit computers: All variables are of 8-bits length.

→ Series 10, 12, 14, 16, 18, 24.

→ Families (check the data sheet)

→ base line

→ Mid range

→ High performance.

P.27


Series number → 16 F → 87X A → Advanced technology.  
low power uses Flash memory  
C → member number in given series.

- Stack: Special type of memory, you can't write or read it, it is automatically written and read.
- Volatile
- It holds the return addresses.

call sub 1    PC = 4  
                   ↓  
 during    PC = 5

Stack


push



PC = 100  
 return

pop

PC = 5



gdi

No. \_\_\_\_\_

Code  
asm

→ compile →

machine  
code

prog mem

0000

start of code

0004

start of ISR

reset : default value of PC  
vector on reset 0000.

Interrupt : default value of PC  
vector on interrupt 0004.


\* Single interrupt : all interrupt types  
will make the PC = same value .

The developer has to write code to  
identify reason behind interrupts.

## Chapter 2 :

8 bit , 16 series  
mid range family

↳ 16F84A → 5 pins parallel port A.  
↳ 8 pins parallel port B.  
↳ 8 bits timer 0.



} For I/Os max 13 device.

if = 0, Reset

Data memory → variables , volatile.

prog memory → instructions , permanent.

EEPROM → variables , permanent.

↑ settings.

### P.6. The types of variables.

1- Value is in the instruction itself (literal)  
eg. add 5

2- The value is in data memory

add value in address 5  
↳ address in instruction (direct) 7-bit  
↳ address in FSR (indirect) 8-bit.  
eg. add value where its  
address in FSR




3 addressing modes :-

1. literal (value in inst)
2. Direct (value in mem., address in inst.)
3. Indirect (value in mem., address in FSR)

\* Result will be stored either in w-reg or in Data memory.

\* Status Register :- state of last executed instruction.

\* Watch Dog timer :- It resets h.c. on crash.



Configuration ~~word~~ word : a word stored in prog memory, it holds settings information about the prog:

① FOSC1 : FOSCO : select type of osc. to be connected to PIC.

→ RC Osc, High speed, crystal, low power  
its own frequency.

② WDT E : WDT enable : activates  
WDT.

③ PWRT E : It keeps  $\mu$ .c. Reset  
mode for a while on power up.

④ code protection :  
if 0 → code protected (encrypted)

\* Config word : Once written, can't be  
modified except by reuploading  
the code.


P.11:

Data memory:


↳ Vertical: Special function registers (SFRs)  
& General purpose registers.

~~Spec~~ SFR: Each of these registers has its own specific function, mainly to deal with I/O.

\* Memory mapped I/O: each I/O device has part of the memory mapped to it.



↳ Horizontal: 2 banks (b0 & b1) each  
 → 160 words (80 word each)



8 bit address bus  $\rightarrow \lceil \log_2 160 \rceil$   
 = 8 bits


To address any word inside a given bank  $\lceil \log_2 80 \rceil = 7$  bit

To access any word in the data memory

- 1) select bank (if not selected) (1 bit)
- 2) select the address inside the bank  $\rightarrow$  7 bit.

Dividing memory into 2 banks saves one bit out of the address  
 8 bits  $\rightarrow$  7 bits

If the instruction contains an address of variables  $\rightarrow$  the address is 7 bits & the 8<sup>th</sup> bit comes from the status register.



\* You have to switch to the other bank if you want to access a register on the other bank.



Bank selection is dependent on the addressing mode.


1) Literal : No data memory access  
→ no bank selection

2) Direct : 4 banks : status (6) & status (5)  
RPI RPO  
2 banks : status (5)  
RPO

3) Indirect : 4 banks : status (7) & FSR(7)  
2 banks : FSR 7      ↑  
File select register.

e.g. write pseudo code to read the addresses : 81, 5F, 7B, 92, A1  
assume there is an instruction called "RD ad" that read data memory from address = ad.

Soln →



← compiler ←


~~RD 81~~ RD 81

Wrong!!

b1  
 81 → 1000 0001  
~~5F~~ b0  
 5F → 0101 1111  
 b0  
 7B → 0111 1011  
 92 → <sup>b1</sup>0001 0010  
 A1 → 1010 0001

Select b1 (status<sup>=1</sup>)  
 RD 01  
 select b0 status<sub>5</sub>=0  
 RD 5F  
 RD 7B  
 select b1  
 RD 12  
 RD 21

Data : Variables , volatile  
 prog : code , permanent.  
 EEPROM : variables , permanent.



\*\* To read EEPROM :

- 1) Write the address you want to read in ~~EEADR~~ register.  
EEADR.
- 2) select b1.

→ 3) Set RD bit in EECON1, when RD=1, start reading EEPROM from address stored in EEADR to EEDATA.

4) Select b0.

5) You can read the copied word from EEDATA

Note: RD: set by sw cleared by HW. When reading is over, RD=0.

\*\* To write to the EEPROM:

1. Write the value in EEDATA.

Bank 2. Write the address in EEADR.

selection 3. Set WREN bit in EECON1.

(It allows writing to EEPROM)

4. Write value 55H in EECON2.

5. Write value AAH in EECON2.

6. Set WR bit in EECON1.

(Start writing to EEPROM the value stored in EEDATA to the address stored in EEADR.)

→ Step 4 & 5: To make sure that writing is intentional.

7- When writing is over  $EEIF = 1$

8- If writing caused an error:  
 $WRERR = 1$


9- bank selection if Repeated from 1.

Note:  $WR$  = set by SW, cleared by HW.

When writing is over ~~WR bit~~

$WR \text{ bit} = 0$


P-20 Timing:




$T_{osc}$  = cycle of clock  
that is generated by the OSC.

$$* F_{osc} = \frac{1}{T_{osc}} \text{ Frequency.}$$






E.g.



20 cycles Fetch  
20 cycles execute



5 cycles Fetch  
5 cycles execute.

M.C. 2 is better although it has lower frequency.

\* Instruction cycle : The time that is enough to fetch or execute single instruction.

$$T_{inst} = X * T_{osc}$$

In PIC M.C :  $T_{inst} = 4 T_{osc}$ .

e.g. If  $F_{osc} = 1 \text{ MHz}$ .

$$\rightarrow T_{osc} = \frac{1}{1 \text{ MHz}} = 1 \mu\text{s}.$$

~~$T_{inst}$~~

$$\rightarrow T_{inst} = 4 T_{osc} = 4 * 1 \mu\text{s} = 4 \mu\text{s}.$$

e.g.  $F_{osc} = 4 \text{ MHz}$

$$\rightarrow T_{osc} = \frac{1}{4 \text{ MHz}} = 0.25 \mu\text{s}.$$

$$\rightarrow T_{inst} = 4 T_{osc} = 1 \mu\text{s}.$$

e.g. Assume there is a prog composed of 10 instructions, how long does it need to be fully executed if  $F_{osc} = 4 \text{ MHz}$ ?

Sol.  $F_{osc} = 4 \text{ MHz}$ .

$$\rightarrow T_{osc} = 0.25 \mu\text{s}.$$

$$\rightarrow T_{inst} = 1 \mu\text{s}.$$

each instruction to be fully executed it needs  $2 T_{inst}$  (fetch & execute)

$$1 \mu\text{s} * 2 = 2 \mu\text{s}$$

→ For the program to be fully executed, it needs:

$$10 \text{ instructions} \times \frac{2 \text{ ns}}{\text{inst}} = 20 \text{ ns.}$$

assuming there is no pipelining.

\* ~~With~~ With pipelining, time goes to ~~approximately~~ approximately half (10 ns)


↪ some times, the pipeline fails because the fetched instruction is not the one that will be executed next. (e.g. call, return), ~~cost: 1 addition~~  
cost: 1 additional  $T_{\text{inst}}$ .

\* All instructions to be fully executed (Fetch & execute) need ~~inst.~~  $1 T_{\text{inst}}$ .  
except the instructions that make pipeline failure, they need  $2 T_{\text{inst}}$ .


Power up and reset :

Q22 To keep  $\mu C$  in reset mode on power up :


1- external




2- Internal



External :




On power up, the PIC will stay in reset mode, capacitor gets charged, after that, it exits from reset mode, the time is related to  $T = R \cdot C$



Internal:

P. 23



	S	R	Q	$\bar{Q}$
exit from reset	0	1	0	1
reset	1	0	1	0
	1	1	Unstable	

When does reset happen?

if  $S=1$

when does  $S=1$ ?

if a  $\overline{MCLR} = 0$

b WDT detects crash

WDT won't reset PIC in sleep mode.

c power up.

After power up, when does the  
h.c. exit from reset mode?

when  $R=1$ .

when does  $R=1$ ?

if a  $S=0$

power up timer

b if enable PWRT

is enabled, we wait  
1024 cycles of internal  
RC osc (72 ms)

c After the first counter  
finished counting, the  
second counter needs  
1024  $T_{osc}$  to output 1.

~~at b/c~~ (if enable PWRT is enabled)  
 $T_{abc} = \boxed{1} + 1024 \text{ cycles of internal}$   
RC osc (72 ms)

~~1024~~ ~~+ 1024~~  ~~$T_{osc}$~~  + 1024  $T_{osc}$   
if enable ost  $\rightarrow$   
~~is~~ is enabled



\* Enable PWRT is in the configuration word, enable OST by default is enabled for osc types XT, HS, LP and disabled for osc type RC.

Note: If  $V_{DD}$  rise is long, and internal delay isn't enough, then use internal & external delay, and when the application is sensitive.  
(internal delay  $<$   $V_{DD}$  rise time)


## \*\*\* Chapter 4

High level language: May be not efficient in terms of memory usage and execution time.

P. 16

P.6. Any instruction with 2 var:

2 versions



Result is stored either in W-Reg ( $d=0$ )  
or in data memory ( $d=1$ )

P.7. Categories of instructions:

1) Byte oriented file register:

\* file register  $\equiv$  Data memory word.

Works on a whole byte.

needs:  $f$  (7 bits) address of file reg. /  $d$  (1 bit)

2) bit oriented file registers

works on a single bit.

needs:  $f$  (7 bits)  $b$  (3 bits) bit location

3) Literal: The value is in the instruction.

needs:  $k$  (8 bits) Add (22) 8 bits value.

↑ Literal value.

→ 4) Control: Change path of execution.

needs: call K (11 bits).  
goto

P.B. e.g. ~~ADDWF 22, 0~~  
~~ADDWF 23, 1~~  
~~ADDW~~  
~~ADDLW 24~~

P.B. e.g. ① ADDWF 22, 0  $[W] \leftarrow [W] + [22]$   
② ADDWF 23, 1  $[23] \leftarrow [W] + [23]$   
③ ADDLW 24  $[W] \leftarrow K + [W]$

①  $2 + 1 = 3$

$[W] = 27$

②  $3 + 2 = 5$

$[22] = 1$

③  $24 + 3 = 27$

$[23] = 5$

$[24] = 3$

Subtraction: We always subtract the working register.

→ SUBLW K     $[W] \leftarrow K - [W]$

SUBWF F, d     $[W] \xleftarrow{d=0} [F] - [W]$   
                    $[F] \xleftarrow{d=1}$

$$A - B = A + \text{2's comp } B.$$

2's comp : fix up to first one (1)  
 then complement rest bits.

$$A = 7 = 0000\ 0111 \quad \underline{2^5}, \quad 1111\ 1001$$

$$B = 5 = 0000\ 0101 \quad \underline{2^5}, \quad 1111\ 1011$$

$$A - B = \begin{array}{r} \boxed{c=1} \quad 1111\ 1111 \\ 0000\ 0111 \\ + \quad 1111\ 1011 \\ \hline 0000\ 0010 \end{array}$$

if  $c=1$  : answer is positive,

$$B - A = \begin{array}{r} \boxed{c=0} \quad 0000\ 0001 \\ 0000\ 0101 \\ + \quad 1111\ 1001 \\ \hline 1111\ 1110 \end{array}$$

if  $c=0$  : answer is negative

e.g. `SUBLW 7`  $[W] = \cancel{2} / \cancel{5} / 0$   
 $[W] = 7 - [W]$   $[22] = 4$   
 $= 7 - 2$   $[23] = 5$   
 $= 5$

`SUBWF 23, 0`  
 $[W] = [23] - [W]$   
 $= 5 - 5$   
 $= 0$   $\boxed{C=1}$

C is opposite of sign.

e.g. `INCF 15, 1`  $[5] = [15] + 1$   $[W] = \cancel{4} / \cancel{A} / FC$   
`DECF 16, 0`  $[W] = [16] - 1$   
`COMF 17, 0`  $[W] = \cancel{2} [17]$   $[15] = \cancel{1} / 2$   
 $\text{comp}$   $[16] = 2$   
 $[17] = 3$

$[17] = 3 = 00000011$

~~2~~  $\text{comp} = 11111100 = FC$

## P.14 Logical instructions

$$A \cdot 0 = 0 \quad A \cdot 1 = A \quad (\text{AND})$$

$$A + 0 = A \quad A + 1 = 1 \quad (\text{OR})$$

$$A \oplus 0 = A \quad A \oplus 1 = \bar{A} \quad (\text{XOR})$$

\* We need them for bit masking; you want to set, clear or complement some bits and keep the others.

set: OR    clear: AND    complement: XOR

eg. Write a code that complement the least significant 4 bits of wreg and keeps the others.

Sol. XORLW 0F

eg. One instruction to set the most significant 4 bits of wreg.

Sol. IORLW F0



e.g. Write one instruction to set the ~~work~~ even bits in the working register:  
01010101

~~ANDLW 55~~ IORLW 55


e.g. Write one instruction to ~~clear~~ clear the most sig. 4 bits in the working register.

ANDLW 0F

~~value in~~

~~e.g. set least sig. 4 bits of address~~  
22.

P.S Data movement inst:



\* To initialize any data memory location :

- 1) Put the value in W-Reg (MOVLW)
- 2) Move the value to data mem ~~(MOVWF)~~  
(MOVWF)

e.g. Write code to store the value 7 in address 17.

Sol. MOVLW 7  
MOVWF 17

\* To copy any value from data memory location to another :

- 1) Copy value to W-Reg (MOVWF R<sub>1</sub>, 0)
- 2) Copy W-Reg to new location ~~(MOVWF R<sub>2</sub>)~~  
(MOVWF R<sub>2</sub>)

e.g. Write code to copy the value in address 16 to address 17.

Sol. MOVWF 16, 0  
MOVWF 17

\* MOVF F, 1

To check if the value in address F is equal to zero.

\* SWAPF F, d

$a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0 \xrightarrow{\text{SWAPF}} a_3 a_2 a_1 a_0 a_7 a_6 a_5 a_4$

SWAPF 11, 0

[W=F1]

11  
[IF]



Ex1. Write code to initialize the data memory with value:

[16] ← 18

[17] ← 19

Ex2. Write code to do the following  
 $[18] = [19] - [17]$

P.16 \* Control:

stack  $\xrightarrow{\text{push}}$  PC

You

Call k PC  $\leftarrow$  k

can return

GOTO k PC  $\leftarrow$  k

You can't  
return

RETURN PC  $\leftarrow$  POP stack

RETLW k (Subroutines)

RETFIE (Interrupt)

P.16 - Conditional branch: GOTO if  
condition is true.


The next instruction will be  
skipped if the condition is true.  
Otherwise, the next inst<sup>n</sup> is  
executed

skip - BTFSS R, b if bit b in R is 1  
 if - BTFSE R, b if bit b in R is 0  
 condition - INCF R, d if after inc. value  
 in R, result is zero  
 - DECFSZ R, d if after dec. value  
 in R, result is zero.

On skip  $\rightarrow$  2 Tinst  
 No skip  $\rightarrow$  1 Tinst

e.g. Write code to increment the value in address 17 if it equals zero.

Sol. MOVF 17, 1  
 BTFSC STATUS, 7  
 INCF 17, 1



~~e.g. Write~~

e.g. Write code to do the following

```
for (int i=17; i>0; i--)
```


```
Sol. MOVLW 17  
MOVWF 22  
Loop DECFSZ 22,1  
GOTO LOOP
```

```
P17 BSF STATUS,5 (Bank1)  
BCF STATUS,5 (Bank0)
```


RLF  $\rightarrow$  \*2 if C=0  
 $\hookrightarrow$  \*2 +1 if C=1

RRF  $\rightarrow$  Integer division if C=0

RLF



RRF





P.22. Label Instruction: operands comment  
mnemonic

- Label: \*case ~~sees~~ sensitive

\*At the beginning of the line.

\*Once defined, it can be used as operand and its value = the value of first instruction that comes after it.

\*Label can be in a stand alone line.

- Comment: after the ;

Note: If the Hex value starts with a letter (A-F) it should be ~~preceeded~~ preceded by either Ox or H.

P.23 Assembler directive: It gives the assembler some information ~~at~~ at compilation time, they they are discarded, asm → assembler → machine code.

(They don't have any job at execution time)

→ 1) #include

It opens a file, and uses anything in it.

e.g. #include PIC16F84A.INC

2) ORG: Tells the assembler that after converting the next inst. into binary, it should be stored at specific address.

e.g. ORG 0005

inst 1 → 05

inst 2 → 06

inst 3 → 07

3) equ: It ~~defines~~ defines a constant.

e.g. ~~var~~ var1 EQU 5

STATUS EQU 3

RPO EQU 5

Var1 EQU 15

MOVLW Var1  $\leftarrow$  Literal 8-bit

MOVE Var1, 0

$\leftarrow$  address 7-bit

4) cblock 20

var1

var1 EQU 20

var2

$\equiv$  var2 EQU 21

var3

var3 EQU 22


var4

var4 EQU 23

endc

5) end (Tells the assembler not to compile anything beyond this point)

## P.24 Sample program



Q. ~~Size~~ Size of program in bits =

$$8 \text{ inst} \times \frac{14 \text{ bit}}{\text{inst}} = 128 \text{ bits}$$

$$= 16 \text{ byte.}$$

Q. What is the binary representation of the instruction GOTO DONE?

Note: Assume that we omitted the instruction "DONE GOTO DONE", how long will the program take to be fully executed.

$$\text{if } F_{osc} = 4 \text{ MHz}$$

No. 2-7

$$\rightarrow T_{inst} = \frac{4}{F_{osc}} = \frac{4}{4MHz} = 1\mu s$$

$$7 T_{ins} = 7 \mu s$$

P.7. Conditional branch: goto if condition.

Skip: skip next inst. if condition.

e.g. if ([22] > 7)

[22] = [22] \* 2

else

[22] = [22] - 9

Sol. MOVLW 7

SUBWF 22, 0 ; ~~[22]~~ [22] - 7

BTFS STATUS, C

[22] > 7 → C = 1

GOTO MUL

GOTO SUB

MUL BCF STATUS, C ; \*2 when C = 0

RLF 22, 1

GOTO Next

SUB MOVLW 9

SUBWF 22, 1

Next

```

Sol.  MOV LW 7
      SUBWF 22, 0
      BTFSC STATUS, C
      GOTO MUL
      MOV LW 9
      SUBWF 22, 1
      GOTO Next
MUL   BCF, STATUS, C
      RLF 22, 1
Next

```

eg. if ([22] is even)  
       add 7 to addresses [21] & [22]  
       the values in  
 else  
       sub 7 from the values in  
       addresses [21] & [22]

```

Sol.  BTFSS 22, 0
      GOTO  ADD
      GOTO  SUB
ADD   MOV LW 7
      ADDWF 21, 1
      ADDWF 22, 1

```



~~SUB~~

→ GOTO NEXT

SUB MOVLW 7

SUBWF 21, 1

SUBWF 22, 1

NEXT

e.g. For ( $i=19; i>0; i--$ )  
code block 1

sol. MOVLW 19

MOVWF 25

LOOP code block 1

DECFSZ 25, 1

GOTO LOOP

e.g. for ( $i=3; i \leq 25; i++$ )  
add 2 to [17]

sol. Counter EQU 22

MOVLW 3

MOVWF Counter

Loop MOVLW 2

ADDWF 17, 1

```

→ INCF Counter, 1
   MOVLW 0'26'
   SUBWF Counter, 0
   BTFSS STATUS, 7
   GOTO LOOP

```

```

e.g. for (i=7; i<29; i++)
      if ([22] > 9)
          [22] = [22] * 8
      else
          if ([22] > 4)
              [22] = [22] + 7;
          else
              [22] = [22] * 7


```

~~138~~ ~~136~~

★ 16 bit counters :

8 bit counter 256 iteration max.

16 bit counters



Note: By default, all interrupts are disabled → No need for ORG 0004 except if you enabled interrupt.

e.g. 16 bit counter.

CountH EQU 21

CountL EQU 22

ORG 0000

Loop MOVF CountL, 1

BTFS STATUS, 7

GOTO DEC CountL

MOVF CountH, 1

BTFS STATUS, 7

GOTO DONE

DECF CountH, 1

DEC CountL DECF CountL, 1

GOTO Loop

DONE GOTO DONE

end

Subroutine : code (function in C++)

starts with Label

ends with Return  $\rightarrow$  PC  $\xleftarrow{\text{POP}}$  Stack

(2 Tinst) RetLW k  $\rightarrow$  W  $\leftarrow$  k  
 $\hookrightarrow$  PC  $\xleftarrow{\text{POP}}$  stack

and executed when called by

"call k" (2 Tinst)

$\hookrightarrow$  stack  $\leftarrow$  PC  
 $\hookrightarrow$  PC  $\leftarrow$  k

P.17 multiply CLRW

MOVWF 31,1

BTFSC STATUS, Z

RETURN

Repeat ADDWF 30,0

DECFSZ 31,1

GOTO Repeat

RETURN

## \* Delay

- SW delay: ~~None~~ None useful code, however, when this code is executed, it consumes time
- HW delay: Timers (Asynchronous) Interrupt.

e.g.  $F_{osc} = 4 \text{ kHz} \rightarrow T_{inst} = 1 \text{ ms}$

Loop inst 1 ; Turn on LED.

500 NOP instructions.

inst 2 ; Turn off LED

GOTO Loop.

500 NOP.

MOVLW X

MOVWF Counter

Loop NOP

Max 256 iter.

DECFSZ Counter, 1

GOTO Loop

MOVLW X

MOVWF CounterH

MOVLW Y

MOVWF CounterL

Loop NOP

DECFSZ CounterL, 1

GOTO Loop

DECFSZ CounterH, 1

GOTO Loop.



$$\text{Delay} = \frac{4}{F_{\text{osc}}} * \# \text{ of } T_{\text{inst}}$$

Trace the code.

P.20 Single loop:

- ① Initialization phase.
- ② All iteration except the last.
- ③ Last iteration.

P.20 Example 1:  $T_{\text{inst}} = \frac{4}{800\text{kHz}} = 5 \mu\text{s}$

- ① 1 (MOVLW) + 1 (MOVWF)
- ② 199 \* ( 1 (NOP) + 1 (NOP) + 1 (DECFSZ) + 2 (GOTO) )
- ③ 1 (NOP) + 1 (NOP) + 2 (DECFSZ)

$$\begin{aligned} \text{Delay} &= 5 \mu\text{s} * [2 + 199 * 5 + 4] \\ &= 5 \mu\text{s} * 1001 \\ &= 5.005 \text{ ms} \end{aligned}$$

\* If the code is subroutine, then we add  
 2  $T_{\text{inst}}$  for call  $\rightarrow$  delay = 5.025 ms  
 & 2  $T_{\text{inst}}$  for return.

P.20 Modify the code to give 3ms exact delay.

$$\text{Delay} = \frac{4}{F_{osc}} * \# \text{ Tinst}$$

$$3 * 10^{-3} = 5 * 10^{-6} * \# \text{ of Tinst}$$

$$\# \text{ of Tinst} = 600$$

$$600 = [(1+1) + (x-1) * (1+1+1+2) + (1+1+2)]$$

$$600 = 2 + 5x - 5 + 4$$

$$600 = 1 + 5x$$

$$x = \frac{549}{5} = 119.8$$

Sol. `MOVLW B'119'`  
`MOVWF Counter`

`NOP`

`NOP`

`NOP`

`NOP`

`del nop`

`nop`

- \* Write subroutine that gives 10 ms exact delay including the call instruction.  
Assume  $F_{osc} = 4 \text{ MHz}$ .

$$\text{Delay} = T_{inst} * \# \text{ of } T_{inst}$$

$$10 * 10^{-3} = \frac{4}{4 * 10^{-6}} * \# \text{ of } T_{inst}$$

$$\# \text{ of } T_{inst} = 10,000$$

Sub

10 ms,  $F_{osc} = 4 \text{ MHz}$

Nested Loop =

- ① Initialization
- ② First external ~~iteration~~ iteration
  - a. all internal ~~except~~ except last
  - b. Last internal
- ③ All external except first & last.
- ④ Last external.

P.21  $10 \times 10^{-3} = \frac{4}{4 \times 10^6} \times \# \text{ of } T_{inst}$

$\# T_{inst} = 10000$

~~10000~~ ①  $2 + (1 + 1 + 1 + 1 + 1) +$  call nop MOV LW

② a.  $249 \times (1 + 2) +$  DECFSZ goto ~~2~~  $(2 + 1 + 2)$  b. DECFSZ goto

+ ③  $11 \times [255 \times 3 + 5] +$

④  $255 \times 3 + (2 + 2 + 2)$  DECFSZ return.

# Embedded

No. 8-87

P23\* When do we use indirect addressing?

e.g. Write code to clear the data memory from address 0x10 to address 0x4F (64 locations)

\* Use indirect addressing when we need to manipulate the address.

- 1) address  $\rightarrow$  FSR
- 2) replace (F) by either 00 or INDF

```
MOVLW 17.
```

```
MOVWF FSR.
```

```
CLRF INDF
```

e.g. Complement the value in address 17 using indirect addressing.

```
MOVLW &17
```

```
MOVWF FSR
```

```
COMF 00, 1
```

Bank selection: direct status(5)  
indirect FSR(7)

e.g. Write a code to increment the value in address 0x85 using both direct & indirect.

0x85 = 1000 0101 Bank 1  
address 5

Direct :

BSF STATUS, 5

INCF 0x05, 1

In-direct:

~~BSF FSR, 7~~

MOVLW 0x85

~~MOVLW 0x05~~

MOVWF FSR

~~MOVWF~~


INC INDF, 1

\* Look up table: is a way to define any array & access any element in it.



No. ....

not accessible by SW  
does not have address



```
MOVLW 3  
CALL SQUARES  
MOVLW 4  
CALL SQUARES
```

```
SQUARES ADDWF PCL, 1  
retlw 0  
retlw 1  
retlw 4  
retlw 9  
retlw D'16'  
retlw D'25'
```

eg. Write a lookup table that when invoked, it returns  $x^2+5$  for  $x=0 \rightarrow 4$

For example, if you store 3 in W-Reg and invoked the lookup table it returns  $14 = (3)^2 + 5$ .

```

Lookup   ADDWF   PCL, 1
         retlw  D'5'
         retlw  D'6'
         retlw  D'9'
         retlw  D'14'
         retlw  D'21'
  
```

For  $x = 2 \rightarrow 6$

```

Lookup   MOVWF   Temp
         MOVLW   2
         SUBWF   Temp, 0
         ADDWF   PCL, 1
         retlw  D'9'
         retlw  D'14'
         retlw  D'21'
         retlw  D'30'
         retlw  D'41'
  
```

- \* Array of five elements using lookup table :  
6 instructions and  
2 instructions to access an element.

## Chapter 6:

~~P.3~~ P.3 Interrupt: code → starts at address 0004  
ends with `ret fi`  
invoked by HW event.

Interrupt is high priority ~~code~~ code.

Interrupt → external  
↳ Internal.


P.6 maskable : can be disabled.

non-maskable : can't be disabled.

\* For an interrupt to happen :


- 1)  $GIE = 1$
- 2) Local interrupt enable = 1
- 3) Local interrupt flag = 1 (HW event)

5 enable: set/cleared by SW.



P.7 \* 4 Types of interrupts:

1) external interrupt:



2) Timer 0 overflow interrupt:  
When Timer 0 finishes the time (overflow).

By HW: ~~GIE~~  $TOIF=1$

By SW:  $TOIE=1$   
 $GIE=1$

3) Port B change interrupt:

By HW  $\rightarrow$  RBIF=1

By SW  $\rightarrow$  GIE=1

RBIE=1

4) EEPROM write complete interrupt

set WR bit

EEIF=1  $\leftarrow$  By HW.

EEIE=1  
GIE=1 } By SW

The PIC will wake up from sleep mode if an interrupt flag=1 while its corresponding enable=1 regardless of GIE value.

To deal with interrupt (10 bits)

- $\hookrightarrow$  GIE bit
- $\hookrightarrow$  4 flag bits
- $\hookrightarrow$  4 local enable bit
- $\hookrightarrow$  1 bit ~~in option register~~ in EECON1

INTCON  
except  
EEIF is

$\uparrow$   
in option.Reg (8)

P.11 Clear GIE: To prevent any interrupt from interrupting the current interrupt.

Q. Why we have to end the interrupt code by retfie?

A. Includes implicit set GIE.

P.12 2. If you deal with port B change interrupt, you should clear the flag (RBIF) at ~~the~~ the beginning of the code.

6. Before RETFIE, you should clear the flag in order not to get back into ISR after returning from interrupt.

Notes: Interrupt flags are set by HW cleared by SW.



P.15 Context saving:

```
ISR    MOVF 10,0
      MOVWF Temp
```

} → 10 → Temp

MOVWF 10 changes [10] value.

```
MOVF Temp,0
```

```
MOVWF 10
```

```
RET FIE
```

P.16 eg. write complete program such that :-

- \* when EEPROM write complete interrupt happen, increment the address is EEADDR ~~code~~ and set WR-bits,
- \* when external interrupt  $\bar{Z}$  happen, subtract 7 from address 16.
- \* When timer 0 overflow interrupt happen, multiply address 16 by 2.
- \* Do context saving for W-Reg.

~~\* include~~

```
Sol.  #include  P16F84A.INC
      ORG      0000
      GOTO     START
      ORG      0004
      GOTO     ISR
START  BSF     INTCON, GIE
      BSF     INTCON, INTE
      BSF     INTCON, TOIE
      BSF     INTCON, EEIE
Loop   GOTO     Loop

ISR    MOVWF   Temp
      BTFSC  INTCON, INTF
MOVWF GOTO  external Code
      BTFSC  INTCON, IOIF
      GOTO   Timer0 Code
      BTFSC  INTCON, EEIF
      GOTO   EE Code
```

$$\text{Delay} = \frac{4}{F_{\text{osc}}} * \text{prescale} * (256 - IN)$$

e.g. Write code to complement the value in address 22, every 5ms use timer0 & interrupt, assume  $F_{\text{osc}} = 800 \text{ kHz}$

$$5 * 10^{-3} = \frac{4}{800 * 10^3} * \text{prescale} * (256 - IN)$$

$$\text{pre} * (256 - IN) = 1000$$

$$\text{pre} = 2 \rightarrow (256 - IN) = 500 \rightarrow IN = -244 \times$$

$$\text{pre} = 8 \rightarrow (256 - IN) = 125 \rightarrow IN = 131$$

```

ORG 0000
GOTO START
ORG 0004
GOTO ISR
START BSF INTCON, GIE
      BSF INTCON, TOIE
      MOVLW D'131'
      MOVWF TMRO

```

Select Bank 1

MOVLW B'XXOX 0010'

MOVWF OPTION\_REG

Loop GOTO Loop

ISR COMF 22, 1

MOVLW D'131'

MOVWF TMR0

BCF INTCON, TOIF

RETFIE

e.g. Write code to increment a counter every one second using Timer 0. Assume  $F_{osc} = 4 \text{ MHz}$

$$\text{Delay} = \frac{4}{F_{osc}} * \text{pre} * (256 - \text{IN})$$

$$1 = \frac{4}{4 * 10^6} * \text{pre} * X$$

$$\text{pre} * X = 10^6$$

$$\text{pre} = 256 \rightarrow X = \frac{10^6}{256} > 255$$

$$\text{Max delay} = \frac{4}{4 * 10^6} * 256 * 256 = 65.5 \text{ ms}$$

$1 = \text{Counter} * 10 \text{ ms}$

counter = 100

$$10 * 10^{-3} = \frac{4}{4 * 10^6} * \text{pre} * X$$

$$\text{pre} * X = 10000$$

$$\text{pre} = 128$$

$$X = \text{78}$$

$$IN = 256 - 78 = 178$$

ORG 0000

GOTO START

ORG 0004

GOTO ISR

START BSF INTCON, GIE

BSF INTCON, TOIE

MOVLW D'100'

MOVWF 22

MOVLW D'178'

MOVWF TMR0

BSF STATUS, RPO

MOVLW B'X0X0110'

MOVWF OPTION\_REG

BCF STATUS, RPO

Loop → GOTO Loop

ISR BCF INTCN, TOIF

MOVLW D'178'

MOVWF TMRO

~~DECFSZ Counter, 1~~

DECFSZ 22, 1


RETFIE

INCF 17, 1

MOVLW D'100'

MOVWF 22

P. 24 Watch Dog Timer:






\* After how longy does WDT do reset

~~18ms~~  
 $\frac{18 \text{ ms}}{256}$

$256 * \frac{18 \text{ ms}}{256} * \text{prescale}$

delay = 18ms \* prescale.



Max delay = 18ms \* 128  
 = 2.3 second.

P.25 SLEEP:- It makes the CPU to enter sleep mode.

Saves power:- Turns osc off.

- Stops executing the code.
- all memory values are kept as they are.
- Clears WDT (Starts counting from 0)
- ~~Keeps~~ WDT keeps running in sleep mode (It has own RC Osc)

\* To wake up from sleep:

1. WDT if enabled when overflows.
2.  $\overline{MCLR} = 0$
3. Interrupt flag while its corresponding local enable = 1, Regardless of ~~GIE~~ GIE.

SLEEP  $\rightarrow$  It makes the CPU enter the sleep mode, Max sleep time if WDT is enabled =  $1.8 \text{ ms} * \text{prescale}^{\text{max}}$   
= 2.3 second

Sleep wake up:

1- Interrupt  $\begin{cases} \text{GIE}=0, & \text{PC} \\ \text{GIE}=1, & 0004 \end{cases}$

2- WDT  $\rightarrow$  PC

3- MCLR  $\rightarrow$  0000

Note: All interrupts may wakeup PIC from sleep mode except timer 0 interrupt because the osc is off.


e.g. Write code to read address 07 (Port B) every 1.5 seconds.

Sol. Enable WDT in config word.  
ORG 0000

```
START BSF STATUS, RPO
      MOVLW # B'XXXXPSA1110'
      MOVWF OPTION-REG
      BCF STATUS, RPO
Loop  Sleep #
      MOVF 07, 0
      GOTO Loop
      END
```


→ WDT Delay =  $\frac{1.15 \text{ sec}}{18 \text{ ms}} = 64$

## Chapter 3: Parallel ports



TRISA, TRISB:

Identifies each pin whether its input or output.



Memory

\* Every pin is independent from all other pins.

\* All pins are half duplex

\* TRIS bits = 0 → corresponding pins are O/P  
 = 1 → Input.

~~Example:~~ ~~BSF TRISB~~  
~~MOVWF~~


~~BSF TRISB,~~

Example: BSF STATUS, RPO

MOVLW B'11100111'

MOVWF TRISB

MOVWF PORTB, 0



Depends on connected  
I/P devices.

Any instruction that modifies  
Port A or Port B registers  
effects only output ~~ports~~ pins.  
Because input pins take their  
value from outside.

External interrupt:

BCF PortB, 0 } No ~~external~~ external  
BSF PortB, 0 } interrupt

positive edge must be external.

P.9 Example:

flash EQU 15

ORG 0000

GOTO START

ORG 0004

GOTO ISR

START BSF INTCON, GIE

BSF INTCON, INTE

~~S~~ BSF STATUS, RPO

MOVLW B'XXXX XX01'

MOVWF TRISB

BCF STATUS, RPO

CLRF PORTB ; LED is off

CLRF flash ; Not flashing.

~~to~~

Loop BTSS flash, 0

Goto Loop

MOVLW B'0000 0010'

XORWF PORTB, 1



```

→ delay 1 second.
   Goto Loop
ISR  MOVLW B'0000 0001'
     XORWF Flash, 1
     BCF   INTCON, INTF
     retfie
     end.

```


\* Slides 12 - 17 ۱۲

P.19 eg.

```


Bank 2
MOVLW 0xFF
MOVWF TRISB
Bank 0
MOVF  PORTB, 0
MOVWF 0x1A

```



$[0x1A] = 11110011 = F3$

OPTION-REG (7) : RBPU = 0

 : There is internal pull-up resistor connected to port B.

e.g. Write code to connect 8 LEDs to port B such that,


RB0 - RB4 as current source.

RB5 - RB7 as current sink.

RB0 - RB2 ON.

RB3 - RB7 off.

Sol. B1 select  
~~CLRF~~ TRISB  
 B0 select  
 MOVLW B'11100111'  
 MOVWF PortB




P.26 Schmitt trigger:  $V_{LH} > V_{HL}$

$V_{HL}$ : If initially o/p = 1, to convert to 0, the o/p voltage must go less than  $V_{HL}$ .

$V_{LH}$ : If initially o/p = 0, to convert to 1, o/p voltage must go above  $V_{LH}$ .


→ Advantages of schmitt trigger:

- ① cancels the noise
- ② Fast switching.

slides 27 - 29 


P.30 The oscillator:

NMOSFET:



$V_G = 1, \text{S.C.}$

$V_G = 0, \text{O.C.}$






Crystal, Ceramic: stabilize faster.

~~P.32 Capacitor in osc: stabilize faster~~

P.35 Push buttons with pull up resistor.

### Chapter 10:



\* No 2 clock of exact same freq, to solve that, add stop & start bits to resynchronize after each word.


\* formatted data according to a protocol:

- 1) start bit(s)
- 2) stop bit(s)
- 3) parity
- 4) Data rate.

P.7 Serial communication?

Transmission: Parallel in, Serial out.  
Reception: Serial in, Parallel out.

parallel in



~~Acknowledge that~~


Acknowledge that Tx is over: TXIF=1

Acknowledge that a byte is received.  
RCIF=1

~~P.17~~ Q.6 slide 16.1 serial com 2x 16

P.18

16F87XA



eg. Write code to read the address 0x19B to w-reg, use Direct & indirect: bank 0x19B  
select → 1 1001 1011

```
Solution: Direct: BSF STATUS, 6
                BSF STATUS, 5
                MOVF 0x15, 0
```





→ Indirect: BSF STATUS, IRP

MOVLW 0x9B

MOVWF FSR

MOVF INDF, 0

\* Program Memory:



IFIS = 1 111 0001 0101

Call k k = 11 bits.

GOTO k Address = 13 bits.

→ Select page first, then the address inside the page

page selection → Modify ~~PE~~  
PCLATH <4:3>

→ CALLIF15 → compiler k=11bits.

~~CALL 1115~~

110 111 0001 0101  
opcode

call 715

BSF PCLATH, 3

BSF PCLATH, 4

CALL 715

## P.16 Interrupts :

All new interrupts + EEPROM write complete interrupt, need:

- ① GIE ~~PE~~ } By sw.
- ② PEIE } By sw.
- ③ Local enable }
- ④ Local flag } By HW

P.22

~~TXA, TXB~~

~~TXSTA, TXREG~~

P.22 TSR Reg: Not accessible by SW  
(has no address).

A TXREG: Accessible, put &  
transmitted byte in it.

\* 2 enables: TXEN=1 for TX only.  
SPEN=1 for Tx/Rx  
Serial port

\* Pin Buffer and Control:  
Transmit start & end bit.

\* TX9=1: send extra bit with  
each byte. The 9th bit must  
be stored in TX9D.

\* Once the byte in TXREG  
moves to TSR  $\rightarrow$  TXIF=1

\* ~~Once~~ Once TSR is empty  
 $\rightarrow$  TRMT=1

husnan ahmed ali

No. ....

→ TXIF = 1 if  $\underbrace{GIE=1 \quad TXIE=1 \quad PEIE=1}_{\text{Enable by sw.}}$

\* TXIF : Read only flag  
set / Reset by HW.

~~TXIF~~ = 1 if TXREG is empty.  
= 0 if TXREG is full.

\* Band rate =  $F (F_{osc}, \underset{\text{bit}}{BRGH}, \underset{\text{reg.}}{SPBRG})$

## P. 27 Asynchronous Receiver

- \* RSR not accessible by sw.
- \* RCREG is accessible by sw.
  - ↳ queue of two levels (FIFO)

\* If the stop bit of the third word was received before reading the previous 2 words → ① OERR = 1

② Third byte is lost.

③ reception stops

Read only.

~~\* To prevent it:~~ \* To prevent it: read the byte as soon as it is received (RCIF=1)

RCIF=1: if at least there is one byte in RCREG. Read only

RCIF=0: if RCREG is empty.

GIE=1, PEIE=1, RCIE=1

\* To resolve OERR problems:

1- reset reception. CREN=0 → OERR=0

2- Read RCREG.

3- CREN=1





② TRISC(6) = 1  
 TXSTA = X010 X1XX  
 RCSTA = 1XXX XXXX  
           ↑ SPEN  
 SPBRG = 129

③  
 START BSF TRISC, 6  
       BSF TXSTA, 2  
       BSF TXSTA, 5  
       BSF RCSTA, 7  
       MOVLW D'129'  
       MOVWF SPBRG  
       MOVLW 0X40  
       MOVWF FSR  
 Loop MOVF INDF, 0  
       MOVWF TXREG  
       INCF FSR  
 LOOP2 BTFSC PIR1, TXIF  
       GOTO LOOP2  
       MOVLW 0X50  
       SUBWF FSR, 0  
       BTFSS STATUS, Z  
       GOTO LOOP

# ~~\*\*\*~~ Chapter 11:

P.4 Analog:  $\longrightarrow$  ADC  $\longrightarrow$  Digital:

* Continuous in amplitude and time	* Discrete in amplitude & time
* Unlimited: More accurate	* Limited: Less accurate.

$\longrightarrow$  Max acceptable error.

P.5 A  $\longrightarrow$  ADC  $\longrightarrow$  D

$f_s = 1/t_s$

- $\hookrightarrow$  Sampling: Discrete in time  
Read input analog signal every sampling time ( $t_s$ )
- $\hookrightarrow$  Quantization: Discrete in amplitude,  
Round the read sample to the closest acceptable digital value.

$r$  (# of bits)  $\longrightarrow 2^r$  digital levels.

$f_s$  increases  $\longrightarrow$  More accurate.

- $\longrightarrow$  Need more storage.
- $\longrightarrow$  Bandwidth.
- $\longrightarrow$  Consume more power.
- $\longrightarrow$  Higher cost.

→  $f_s > 2f_{max}$  → aliasing.

ADC max sampling freq = 16 kHz

$f_{max} = 8$  kHz.

$n \uparrow$  → + accuracy.

- Storage


- power

- Bandwidth

- cost

- Slower.

Eg.




(0 → 10)  $2^5$  levels, low accuracy


(0 → 1)  $2^9$  levels, Higher accuracy.

P.6 sampling rate: according to the input quantization characteristics graph.

Quantization:



$$\text{error} = \text{input} - \text{output}$$



step width =  $\frac{V_r}{2^n} = \frac{V_{REF+} - V_{REF-}}{2^n}$

least significant bit voltage

$n$ : number of bits

→ Max error  $\xrightarrow{\text{goes to}}$  1 LSB =  $\frac{V_r}{2^n}$

\* Step size is smaller  $\rightarrow$  less error.

\* Step size is a measure of resolution.

\* Smaller step size is more accurate.

$$\begin{aligned} \text{P.7 Max error} &= \frac{1}{2} \text{LSB} = \frac{1}{2} \frac{V_r}{2^n} \\ &= \frac{V_r}{2^{n+1}} \end{aligned}$$

$$\text{Max acceptable error} = \frac{V_r}{2^{n+1}}$$

LSB = Minimum change in analog input that definitely will change the digital output.

$\frac{1}{2} f_{max}$

No. 28-7

ADC  $\rightarrow$  have tradeoff between accuracy & speed.

P.12 Sample & hold (Sampling): You can't read a sample while the input is changing.

\* Before taking the sample fix the input.

P.14 \* Before taking a sample, fix (hold) the input, take sample, convert it, then release the input.

\* When the ~~switch~~ switch is closed, the capacitor starts charging until it is close to  $V_s$ .

\* When the switch gets opened,  $V_c$  almost fixed, you can take a sample.

\* To take a sample, close the switch until  $V_c \approx V_s$ , then open the switch,  $V$  almost constant, read sample  $\rightarrow$  Convert.



$$V_c = V_s * (1 - e^{-t/\tau}), \tau = RC$$

\* How long the switch should be kept closed.

It depends on "ε" (error)

"ε" → 10% error.

$$V_c = 0.9 V_s$$

$$0.9 V_s = V_s * (1 - e^{-t/\tau})$$

$$t = 2.3 * \tau$$

$$* \text{ max error} = \frac{V_r}{2^{n+1}}$$

$$V_c = V_s - \frac{V_s}{2^{n+1}}$$

$$V_s - \frac{V_s}{2^{n+1}} = V_s * (1 - e^{-t/\tau})$$

$$t = -\ln\left(\frac{2}{2^{n+1}}\right) * \tau$$

\* as n increases → sampling time ↑  
accuracy ↑

\* ~~8~~ If ADC is 8 bits :

$$t = -\ln \frac{1}{2^{n+1}} * T = -\ln \frac{1}{2^9} * T$$

$$= 6.2 * T$$

$$n = 10 \text{ bits} \rightarrow t = 7.6 * T$$

P.19 The 8 analog inputs are on:  
RA0 - RA3, RA5, RE0 - RE2

To connect an analog input to RE0, what is the value of the selection line? Ans: 101

\* 8 pins can still work as digital in addition to analog.

\* You have to specify each of the pins whether it is digital or analog. PCFG(3:0)

They identify whether voltage references internal ( $V_{DD}$ ,  $V_{SS}$ ) or external (RA3 & RA2).

P.20

$PIR1 : ADIF = 1$   
 $PIE1 : ADIE = 1$   
 $INTCON : GIE, PEIE$

} interrupt.

P.21

ADC:  
 sampling  $- \ln \frac{1}{2^{n+1}} * T$

Quantization:  $(n+2) * T_{AD}$

$T_{AD}$  should be  $\geq 1.6 \mu s$  for correct quantization if  $T_{AD} < 1.6 \mu s$ , error quantization.

eg. If  $F_{osc} = 10 \text{ MHz}$ , what is the fastest quantization time for 10 bits ADC.

$$T_{osc} = \frac{1}{10M} = 0.1 \mu s$$

$$\text{choose } T_{AD} = 16 T_{osc} = 1.6 \mu s$$

$$\text{Quantization time} = 12 * 1.6 \mu s = 19.2 \mu s$$

eg.  $F_{osc} = 100 \text{ kHz}$ ,  $T_{osc} = 10 \text{ } \mu\text{s}$

$T_{AD} = 2 T_{osc} \rightarrow T_{AD} = 20 \text{ } \mu\text{s}$  (slow!!)  
 choose interval with  $T_{AD} = 2 \text{ } \mu\text{s}$ .

Sample<sub>n</sub>

next  
sample

Sampling Time	Quantization Time	Inter sampling Time
$-\ln \frac{1}{2^{n+1}} * T$	$(n/2) * T_{AD}$	$2 T_{AD}$

← One sample time assuming repetitive sampling. →

$$\text{Sampling rate} = \frac{1}{T_s}$$

$$\text{Max freq that can be acquired} = \frac{1}{2} * \frac{1}{T_s}$$

P.24 Step 5 & Start Quantization.

$GO/DONE = 1 \rightarrow$  start quantization,  
 but you have to guarantee that  
 a good sample was taken.

waited  $-\ln \frac{1}{2^{n+1}} * T = 7.6 * T$  for ~~10~~ bit  
 10 bit ADC.

P.25 Step 6: read result from ADRES H,  
ADRES L.

Right justified

left justified.

according to ADCON1 <7>

- \* Always choose right justified.
- \*\* Choose left justified only if you want to ~~convert~~ read the most sig. bits.


513

1  Right just.

512 = 4 x 128  Left just

$\overline{GO/DONE} = 0$  when quantization is over.  
ADIF = 1 interrupt if GIE, ADIE, PIE = 1

Converting :



Indecation

(You have to write code)

P.29 More accurate model for sampling ckt.

$$\begin{aligned} \text{Sampling time} &= 7.6 * (R_s + R_{ic} + R_{ss}) * C_{hold} \\ &+ \text{Op\_Amp Settling time (2 } \mu\text{s)} \\ &+ \text{Temp\_coef} \\ &\rightarrow = 0.05 \mu\text{s for each } C^\circ > 25^\circ \end{aligned}$$

P.31 One sample assume =  $29 \mu\text{s} + 2 * 1.6 \mu\text{s}$   
 repetitive sampling =  $32.2 \mu\text{s}$

Maximum sampling rate =  $\frac{1}{32.2 \mu\text{s}} = 31 \text{ KHz}$   
 (including repetitive)

Max freq =  $\frac{1}{2} * 31 \text{ KHz} = 15.5 \text{ kHz}$



Q. What the value of PCFG should be to connect an analog input to AN7 & voltage references to be external?

Ans. From P. 27 : 1000

Q. To connect only one analog input & external voltage references.

Ans. From P. 27 : 1111

P27 P. 27 C/R column :

C: # analog inputs.

R: # external voltage references.

Step 1-4	wait sampling time	$G/\bar{D}=1$	wait	read result
----------	--------------------	---------------	------	-------------

$G/\bar{D}=0$

ADIF=1

eg. Write code that keeps reading 2 analog inputs from RA0 & RA1, and output the 8 bit result to port B.

## Chapter 8:

P.7 To read which button was pressed, we use port B change interrupt.

1) Read row pins:- Make row pins input, make column pins output, output zero on column pins.


2) Read column pins: Make column pins input, make row pins output, output zero on row pins.

\* Press 9 : row pattern =  $1^1 1^2 0^3 1^3$  XXXX  
column pattern = XXXX  $1^1 1^2 0^2$  X

row #: 2

column #: 2

P.10



P.11 Port B change interrupt:

To clear RBIF:

- 1) Read port B, MOVF PORTB, 0
- 2) Clear flag, BCF INTCON, RBIF

P.12 Press 7:

Row Index = 11010000

column index = 0000 0110

W-Reg = ~~11010000~~  
0000 0110

Convert, Find row:

Row Index = 2

column Index = 0


W-Reg = ~~0~~ 2

P.14 Compute Value?

$$W = 3 * \text{Row-Index} + \text{Column-Index}$$

LED Displays:

Common Cathode:



Display 6:


Bank 1

MOVLW 0x00


Bank 0

MOVLW B'10111110'

MOVWF Port B.



Connecting ~~Multiple~~ Multiple 7-seg.



connect Leds together

Display 26:

Bank 1

CLRF TRISB

CLRF TRISA

~~Bank 0~~

Loop BSF PORTA, 0

~~BSF~~ BCF PORTA, 1

MOVLW B'1011 1110'

MOVWF PORTB

Delay 10ms

BCF PORTA, 0

BSF PORTA, 1


MOVLW B'1101 1010'


MOVWF PORTB

Delay 10ms

GOTO Loop

P.29 Optical object sensor:

→ IR diode: , when ON, it emits IR.

→ Light transistor:  ON

→ Plastic housing: prevents seen light from passing, only allows unseen lights to pass.

P.36 Servo motor: <sup>signal</sup> freq = 50Hz T = 20ms  
to rotate 35°:

$$35 \times \frac{1.5\text{ms} - 1.25\text{ms}}{90} + 1.25$$

To write code to rotate 90°:

```

Loop BSF PORTB, 1
  delay 1.5ms
  BCF PORTB, 1
  delay 18.5ms
  goto Loop.
  
```



P.43 L293D: It drives motor by external power supply.

- 4 half bridges: motors rotate in one direction, OR;
- 2 Full H-bridges: motors rotate in two directions.

16 pins

- \* 2 voltage sources  $V_{LS}$ ,  $V_{ES}$  ~~\*\*~~
- \* 4 ground & Heat sink.
- \* 2 enable pins.
- \* 4 inputs (A)
- \* 4 outputs (Y)

~~\*\*~~  $V_{LS}$  = Logic source voltage.

Logic = 1  $\rightarrow$   $V_{LS}$

$V_{ES} > V_{LS}$


Do all required connections on the figure given to:

\* Make the current ↓ passes in the motor when  $RB1 = 1, RB2 = 0$ .

\* current ↑ when  $RB1 = 0, RB2 = 1$

\* motor off when  $RB3 = 0$ .

And write code to make the current ↓.



Code :

```
BSF PORTB, 3
```

```
BSF PORTB, 1
```

```
BCF PORTB, 2
```

P.50 Switch ~~debounce~~ debouncing.

↳ HW Filter with schmitt trigger.

↳ SW Delay.

\$

SW :

ISR delay 20 ms

BCF INTCON, INTF

INCF Counter, 1

retfie

Delay > Bouncing time.