


12200

MOHAMED ABED ALMAJEED LOGIC



KHALID AL-NASER

Logic and Computer Design Fundamentals Chapter 1 – Digital Systems and Information

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Overview

- Digital Systems, Computers, and Beyond
- Information Representation
- Number Systems [binary, octal and hexadecimal]
- Base Conversion
- Decimal Codes [BCD (binary coded decimal)]
- Alphanumeric Codes
- Parity Bit
- Gray Codes


Logic and Computer Design Fundamentals	48
PowerPoint [®] Slides	
© 2008 Pearson Education, Inc.	

Chapter 1

3

DIGITAL & COMPUTER SYSTEMS - Digital System

- Takes a set of <u>discrete</u> information <u>inputs</u> and discrete internal information (<u>system state</u>) and generates a set of <u>discrete</u> information <u>outputs</u>.
- Digits (Latin word for fingers) : Discrete numeric elements
- Logic : Circuits that operate on a set of two elements with values 0 (False), 1 (True)
- <u>Computers are digital logic circuits</u>



Types of Digital Systems

- No state present
 - Combinational Logic System
 - Output = Function(Input)
- State present
 - <u>Synchronous</u> Sequential System: State updated at discrete times
 - <u>Asynchronous</u> Sequential System: State updated at any time
 - State = Function (State, Input)
 - Output = Function (State) or Function (State, Input)

Moore

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 1

Mealy


Digital System Example

A Digital Counter (e. g., odometer):

Inputs:Count Up, ResetOutputs:Visual DisplayState:"Value" of stored digits

Synchronous or Asynchronous?

Digital Computer Example



And Beyond – Embedded Systems

- Computers as integral parts of other products
- Examples of embedded computers
 - Microcomputers
 - Microcontrollers
 - Digital signal processors
 - Examples of embedded systems applications

Cell phones	Dishwashers
Automobiles	Flat Panel TVs
Video games	Global Positioning Systems
Copiers	

INFORMATION REPRESENTATION - Signals


- Information variables represented by physical quantities.
- For digital systems, the variables take on *discrete* values.
- Two level, or *binary* values are the *most prevalent* values in digital systems.
 - Binary systems have higher immunity to noise.
- Binary values are represented abstractly by:
 - digits 0 and 1
 - words (symbols) False (F) and True (T)
 - words (symbols) Low (L) and High (H)
 - and words On and Off.
- Binary values are represented by values or ranges of values of physical quantities.

ogic and Computer Design Fundamentals, owerPoint[®] Slides 2008 Pearson Education, Inc.

Chapter 1


9

Signal Examples Over Time



Scanned by CamScanner

Signal Example – Physical Quantity: Voltage



```
.ogic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.
```

Chapter 1 11

Binary Values: Other Physical Quantities

- What are other physical quantities represent 0 and 1?
 - CPU \rightarrow Voltage
 - Disk → Magnetic Field Direction
 - CD \rightarrow Surface Pits/Light
 - Dynamic RAM → Electrical Charge stored in capacitors

NUMBER SYSTEMS – Representation

- Positive radix, positional number systems
- A number with <u>radix r</u> is represented by a string of digits: $A_{n-1}A_{n-2} \cdots A_1A_0 \cdot A_1 A_2 \cdots A_{m+1} A_m$

in which $\theta \leq A_i < r$ and . is the *radix point*

- *i* represents the position of the coefficient
- *r*^{*i*} represents the weight by which the coefficient is multiplied
- A_{n-1} is the most significant digit (MSD) and A_{-m} is the least significant digit (LSD)
- The string of digits represents the power series:

$$(Number)_r = \left(\sum_{i=0}^{n-1} A_i r^i\right) + \left(\sum_{j=-m}^{-1} A_j r^j\right)$$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Integer Portion Fraction Portion Chapter 1

Number Systems – Examples

	General	Decimal	
Radix (Base)	r	10	Binary
Digits	0 => r - 1	0 => 9	2
0	r ⁰		0 => 1
1	r ¹		1
2	· · · · · · · · · · · · · · · · · · ·	10	
	r ²	100	2
3	r ³	1000	4
Powers of 4	r ⁴	10,000	8
Radix 5	r ⁵	100,000	16
-1	r -1	0.1	32
-2	r ⁻²	0.01	0.5
-3	r -3	0.001	0.25
-4	r -4	0.0001	0.125
-5	r -5	0.00001	0.0625 0.03125

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Sildes © 2008 Pearson Education, Inc.

Example

•
$$(403)_5 = 4 \times 5^2 + 0 \times 5^1 + 3 \times 5^0 = (103)_{10}$$

• $(103)_{10} = 1 \ge 10^2 + 0 \ge 10^1 + 3 \ge 10^0 = 103$

.ogic and Computer Design Fundamentals, 4e ?owerPoint® Sides > 2008 Pearson Education, Inc. Chapter 1 15

BASE CONVERSION - Positive Powers of 2

Useful for Base Conversion

Exponent	Value
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1024

	X 7 I
Exponent	Value
11	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536
17	131,072
18	262,144
19	524,288
20	1,048,576
21	2,097,152

PowerPoint[®] Sides © 2008 Pearson Education, Inc.

Chapter 1

Special Powers of 2

- 2¹⁰ (1024) is Kilo, denoted "K"
- 2²⁰ (1,048,576) is Mega, denoted "M"
- 2³⁰ (1,073, 741,824) is Giga, denoted "G"
- 2⁴⁰ (1,099,511,627,776) is Tera, denoted
 "T"

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 1

Commonly Occurring Bases

	Name	Radix	Digits
الفطأم > الفناني	- Binary	2	0,1
	Octal	8	0,1,2,3,4,5,6,7
النفاام سے الحستري	Decimal	10	0,1,2,3,4,5,6,7,8,9
	Hexadecimal	16	0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F

The six letters A, B, C, D, E, and F represent the digits for values 10, 11, 12, 13, 14, 15 (given in decimal), respectively, in hexadecimal. Alternatively, a, b, c, d, e, f can be used.

Binary System

- r = 2
- Digits = $\{0, 1\}$
- Every binary digit is called a bit
- When a bit is equal to zero, it does not contribute to the value of the number
- Example:
 - $(10011.101)_2 = (1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) + (1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3})$
 - $(10011.101)_2 = (16 + 2 + 1) + (\frac{1}{2} + \frac{1}{8}) = (19.625)_{10}$

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc. Chapter 1 19

Octal System

- r = 8
- Digits = $\{0, 1, 2, 3, 4, 5, 6, 7\}$
- Every digit is represented by 3-bits → More compact than binary
- Example:
 - $(127.4)_8 = (1 \times 8^2 + 2 \times 8^1 + 7 \times 8^0) + (4 \times 8^{-1})$
 - $(127.4)_8 = (64 + 16 + 7) + (\frac{1}{2}) = (87.5)_{10}$

Hexadecimal System

- r = 16
- Digits = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F}
- Every digit is represented by 4-bits
- Example:
 - $(B65F)_{16} = (11 \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + 15 \times 16^0)$
 - $(B65F)_{16} = (46687)_{10}$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Sides © 2008 Pearson Education, Inc.


Chapter 1

Numbers in Different Bases

Good idea to memorize!

Г	Decimal	Binary	Octal	Handler
	(Base 10)	(Base 2)	(Base 8)	Hexadecimal
ŀ		· · · · · · · · · · · · · · · · · · ·		(Base 16)
	00	00000	00	00
L	01	00001	01	01
	02	00010	02	02
	03	00011	03	03
Γ	04	00100	04	03
	05	00101	05	04
	06	00110	06	06
	07	00111	07	00
	08	01000	10	07
F	09	01001	11	08
-	10	01010	12	09 0A
	11	01011	13	0A 0B
-	12	01100	14	
H		01100	15	<u>0C</u>
	13			0D
	14	01110	16	0E
	15	01111	17	0 F
	16	10000	20	10

Converting from any Base (r) to Decimal



Integer Portion

Fraction Portion

Example: Convert 11010₂ to N₁₀:

and Computer Design Fundamentals, A Clidas Pearson Education, Inc.

Chapter 1 23

Conversion from Decimal to Base (r)

- Convert the Integer Part
- Convert the Fraction Part
- Join the two results with a radix point

- To Convert the Integral Part:
 - Repeatedly <u>divide</u> the number by the new radix and save the <u>remainders</u> until <u>the quotient is zero</u>
 - The digits for the new radix are the remainders in <u>reverse order</u> of their computation
 - If the new radix is > 10, then convert all remainders > 10 to digits A, B, ...

To Convert the Fractional Part:

- Repeatedly <u>multiply</u> the fraction by the new radix and save the <u>integer</u> <u>digits</u> of the results until the <u>fraction is zero or your reached the required</u> <u>number of fractional digits</u>
- The digits for the new radix are the integer digits <u>in order</u> of their computation
- If the new radix is > 10, then convert all integers > 10 to digits A, B, ...

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 1

25

Example: Convert 46.6875₁₀ To Base 2

Convert 46 to Base 2:

 $(46)_{10} = (101110)_2$

Convert 0.6875 to Base 2:

 $(0.6875)_{10} = (0.1011)_2$

Division	Quotient	Remainder	
46/2	23		TOD
23/2	11		LSD
11/2	5		
5/2	2	1	
2/2	1	1	
1/2	0	0	
		1	MSD
Multiplicati	ion	Answer	
0.6875*2	1		
0.375*2		1.375	MSD
0.75*2		0.75	
0.5*2		1.5	
		1.0	LSD
e radix p	oint:		
110 1011)		

Join the results together with the radix point: $(46.6875)_{10} = (101110.1011)_2$

Example: Convert 153.513₁₀ To Base 8

Convert 153 to Base 8:

 $(153)_{10} = (231)_8$

Division	Quotient	Remainder	
153/8	19	1 1	LSD
19/8	2	3	
2/8	0	2	MSD

- Convert 0.513 to Base 8: (Up to 3 digits)
 - Truncate:
 - $(0.513)_{10} = (0.406)_8$
 - Round:
 - $(0.513)_{10} = (0.407)_8$

Multiplication	Answer	
Multiplication		MOD
0.513*8	4.104	MSD
0.104*8	0.832	
0.832*8	6.656	TOD
0.656*8	5.248 🗸	LSD

Join the results together with the radix point:

$$(153.513)_{10} = (231.407)_8$$

Computer Design Fundamentals, 4e nt^e Slides earson Education, Inc. Chapter 1 27

Example: Convert 423₁₀ To Base 16

Division	Quotient	Remainder	
423/16	26	7 1	LSD
26/16	1	10	
1/16	0	1	MSD

 $(423)_{10} = (1A7)_{16}$

Converting Decimal to Binary: Alternative Method

- Subtract the largest power of 2 that gives a positive remainder and record the power
- Repeat, subtracting from the prior remainder and recording the power, until the remainder is zero
- Place 1's in the positions in the binary result corresponding to the powers recorded; in all other positions place 0's

Logic and Computer Design Fundamentals, 4e
PowerPoint [®] Slides
© 2008 Pearson Education, Inc.

+ نلعنتري ¹²⁵ و ا

0.5 0.25

Chapter 1

29

طريقة السلة Example: Convert 46.6875₁₀ To Base 2 المرية السلة Using Alternative Method

• Convert 46 to Base 2:

 $(46)_{10} = (101110)_2$

• Convert 0.6875 to Base 2:

 $(0.6875)_{10} = (0.1011)_2$

Subtract	Remainder	Power
46-32	14	5
14-8	6	. 3
6-4	2	2
2-2	0	1
Subtract	Remain	der Power

	Kemainder	Power
0.6875-0.5	0.1875	-1
0.1875-0.125	0.0625	-3
0.0625-0.0625	0	-5
		-4

Join the results together with the radix point:

$$(46.6875)_{10} = (101110.1011)_2$$

Easier way to do it:

Power	6	5	4	3	2	1	0	-1			r1	
	0	1	0	1	1	1	0	1	-2	-3	-4	
otals An								1	U	1	1	

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 1 30 Scanned by CamScanner

Additional Issue - Fractional Part

- Note that in this conversion, the fractional part can become 0 as a result of the repeated multiplications
- In general, it may take many bits to get this to happen or it may never happen
- Example Problem: Convert 0.65₁₀ to N₂
 - 0.65 = 0.1010011001001 ...
 - The fractional part begins repeating every 4 steps yielding repeating 1001 forever!
- Solution: Specify number of bits to right of radix point and <u>round</u> or <u>truncate</u> to this number

d Computer Design Fundamentals, 4e int[®] Sides Pearson Education, Inc.

Chapter 1 31

Checking the Conversion

- To convert back, sum the digits times their respective powers of r
- From the prior conversion of 46.6875₁₀

$$101110_{2} = 1 \cdot 32 + 0 \cdot 16 + 1 \cdot 8 + 1 \cdot 4 + 1 \cdot 2 + 0 \cdot 1$$
$$= 32 + 8 + 4 + 2$$
$$= 46$$

$$\begin{array}{ll} 0.1011_2 &= 1/2 + 1/8 + 1/16 \\ &= 0.5000 + 0.1250 + 0.0625 \\ &= 0.6875 \end{array}$$

Octal (Hexadecimal) to Binary and Back: Method1

- Octal (Hexadecimal) to Binary:
 - 1. Convert octal (hexadecimal) to decimal (Slide 23)
 - 2. Covert decimal to binary (Slide 24 or Slide 29)
- Binary to Octal (Hexadecimal):
 - 1. Convert binary to decimal (Slide 23)
 - 2. Covert decimal to octal (hexadecimal) (Slide 24)

* من اي نظام للعتريا بنسرى ----

· من عش ب ا اي نظام بنقسم

+ و الفترية مص بنظرى د الدساس الجديد

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 1

Octal (Hexadecimal) to Binary and Back: Method2 (Easier)

- Octal (Hexadecimal) to Binary:
 - <u>Restate</u> the octal (hexadecimal) as three (four) binary digits starting at the radix point and going both ways
- Binary to Octal (Hexadecimal):
 - <u>Group</u> the binary digits into three (four) bit groups starting at the radix point and going both ways, padding with zeros as needed
 - Convert each group of three (four) bits to an octal (hexadecimal) digit

	Octal	0	1	2	3	4	5	6	7	7
а Ч	Binary	000	001	010	011	100	101	110	111	-
	_									
Hexa	decimal	0	1	2	3		4	5	6	
Bi	nary	0000	0001	0010	001	1 01	00	0101	0110	7
Hexa	decimal	8	9	Α	В	(2	D	E	0111
Bi	nary	1000	1001	1010	101	1 11	00	1101	L 1110	F
									1110	1111

I noic and Computer Design Fundamentals, 4e

Examples

- $(673.12)_8 = (110\ 111\ 011\ .\ 001\ 010)_2$
- $(3A6.C)_{16} = (0011\ 1010\ 0110\ .\ 1100)_2$
- $(10110001101011.1111000001)_2 = (?)_8$

 $(10/110/001/101/011.111/100/000/1)_2 = (26153.7404)_8$

• $(10110001101011.1111000001)_2 = (?)_{16}$

 $(10/1100/0110/1011.1111/0000/01)_2 = (2C6B.F04)_{16}$

nd Computer Design Fundamentals, 4e bint[®] Slides Pearson Education, Inc. Chapter 1 35

Octal to Hexadecimal via Binary

- Convert octal to binary
- Use groups of <u>four bits</u> and convert to hexadecimal digits
- Example: Octal to Binary to Hexadecimal

 $(635.177)_8$ \downarrow $(110\ 011\ 101\ .\ 001\ 111\ 111)_2$ \downarrow $(1/1001/1101\ .\ 0011/1111/1)_2$

(19D.3F8)₁₆

One last Conversion Example

• Given that $(365)_r = (194)_{10}$, compute the value of r?

$$3 \times r^2 + 6 \times r^1 + 5 \times r^0 = 194$$

 $3r^2 + 6r + 5 = 194$ $3r^2 + 6r - 189 = 0$ $r^2 + 2r - 63 = 0$ (r-7)(r+9) = 0r = 7

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 1

Binary Numbers and Binary Coding

- Flexibility of representation
 - Within constraints below, can assign any binary combination (called a <u>code word</u>) to any data as long as data is uniquely encoded
- Information Types
 - Numeric
 - Must represent range of data needed
 - Very desirable to represent data such that simple, straightforward computation for common arithmetic operations permitted
 - Tight relation to binary numbers
 - Non-numeric
 - Greater flexibility since arithmetic operations not applied

Non-numeric Binary Codes

- Given *n* binary digits (called <u>bits</u>), a <u>binary code</u> is a mapping from a set of <u>represented elements</u> to a subset of the 2^n binary numbers.
- Example: A binary code for the seven colors of the rainbow
- Code 100 is not used

is not used		استخدمنا مج متنان	
Color	Binary Number	استخدمنا مع متنان دیکغی کمل لون خیار	
Red	000	8 derin in	
Orange	001	مش شترط حالتوتيب	
Yellow	010		
Green	011		
Blue	101		
Indigo	110		
Violet	111	Ĵ	

and Computer Design Fundamentals, 4e Point[®] Slides earson Education. Inv

Number of Bits Required

بقربه للاكير

4

• Given *M* elements to be represented by a binary code, the minimum number of bits, *n*, needed, satisfies the following relationships:

$$2^n \ge M > 2^{n-1}$$

 $n = [log_2 M]$, where [x] is called

× Base(2) 4 (8) or -

the *ceiling function*, is the integer greater than or equal to x.

Example: How many bits are required to represent decimal digits with a binary code?

$$M = 10$$

$$n = [log_2 10] = [3.33] = 4$$


40 Chapter 1

25 = 32 >25 V

+ محدد الغيارات اللي

(digits)

Number of Elements Represented



DECIMAL CODES - Binary Codes for Decimal Digits

 There are over 8,000 ways that you can chose 10 elements from the 16 binary numbers of 4 bits. A few are useful:

			- A		
Decimal	8, 4, 2, 1	Excess 3	8, 4, -2, -1	Gray 🦟	ی راحد (4
0	0000	0011	0000	0000	بختلف کلمرہ
1	0001	0100	0111	0001	كلمره
2	0010	0101	0110	0011	
3	0011	0110	0101	0010	
4	0100	0111	0100	0110	
5	0101	1000	1011	0111	6
6	0110	1001	1010	0101	8
7	0111	1010	1001	0100	
8	1000	1011	1000	1100	
9	1001	1100	1111	1101	

Binary Coded Decimal (BCD)

- Numeric code
- The BCD code is the 8, 4, 2, 1 code (000) (000)
- 8, 4, 2, and 1 are weights \rightarrow BCD is a *weighted* code
- This code is the simplest, most intuitive binary code for decimal digits and uses the same powers of 2 as a binary number, *but only encodes the first ten values from 0 to 9*
- Example: 1001(9) = 1000(8) + 0001(1)
- How many "invalid" code words are there?
 - Answer: 6
- What are the "invalid" code words? ----
 - Answer: 1010, 1011, 1100, 1101, 1110, 1111

son Education, Inc

Chapter 1 43

0101) 84,2,1

Binary wes

(125)0

Ex.

Warning: Conversion or Coding?

- Do NOT mix up *conversion* of a decimal number to a binary number with *coding* a decimal number with a BINARY CODE.
- $13_{10} = 1101_2$ (This is <u>conversion</u>)
- 13 ⇔ 0001|0011 (This is <u>coding</u>)

تحويل

Excess 3 Code and 8, 4, -2, -1 Code

- What interesting property is common to these two codes?
 - Answer: Both codes have the property that the codes for 0 and 9, 1 and 8, etc. can be obtained from each other by replacing the 0's and vice-versa. Such a code is sometimes called a

- with the 1's and vice-ver	rsa. Such a	Cour		
complement code.	Decimal	Excess 3	8, 4, -2, -1	
F_{x} : $(125)_{10}^{2+3=5}$ 5+8=8	0	0011	0000	
E_{x} : (125) ₁₀ =		0100	0111	
(0 00 0 lot 1000)	1	0101	0110	
Excess 3	2	0110	0101	
g i b	3	0110	0100	
Ex:	4		1011	
	5	1000	1010	4
$(125)_{10}$; $(0111 0110 (.11))$ 1 1 1 8; 9, -7, -1 2 5	6	1001		
n n 8;4,-7,-1	7	1010	1001	
25	8	1011	1000	
· · ·	9	1100	1111	
Logic and Computer Design Fundamentals, 4e PowerPoint [®] Sides © 2008 Pearson Education, Inc.	3()10} () 2 -3() $\beta \in 0$ Chapter 1	•
Logic and Computer Design Fundamentals, 4e PowerPoint ⁴ Sides C 2008 Pearson Education, Inc. () PCD - () y Excess - Excess - Exce	مطرح مجدين	ه ما م محول لـ BcD	میتوله ۱۷ مجدیل	
ALPHANUMERIC CODE	S - ASC	Cll Char	acter	
Codes				
0000	e en la presidencia de la companya d	n en se se se su su approver se management de la serie de la seconda de la seconda de la seconda de la seconda		a second and a second


- Non-numeric code
- ASCII stands for American Standard Code for Information Interchange (Refer to Table 1-5 in the text)
- This code is a popular code used to represent information sent as character-based data. It uses 7bits (i.e. 128 characters) to represent:

اذا كمستاهم كالكبورد

- 94 Graphic printing characters
- 34 Non-printing characters 7 ما بعير انس

ogic and Computer Design Fundamentals, 44 Point[®] Sides

ASCII Code Table



Chapter 1 48 Scanned by CamScanner

ASCII Properties


- ASCII has some interesting properties:
 - Digits 0 to 9 span Hexadecimal values 30_{16} to 39_{16}
 - Upper case A-Z span 41_{16} to $5A_{16}$
 - Lower case a-z span 61_{16} to $7A_{16}$
 - Lower to upper case translation (and vice versa) occurs by flipping bit 6

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 1

UNICODE

- UNICODE extends ASCII to 65,536 universal characters codes:
 - Non-numeric
 - For encoding characters in world languages
 - Available in many modern applications
 - 2 byte (16-bit) code words



4-Bit Parity Code Example

• Fill in the even and odd parity bits:

	OILD
Even Parity Message	Odd Parity Message
0000 -> Parity Bit	0001
0011	001 <u>0</u>
0101	010 <u>0</u>
0110	011 <u>1</u>
1001	100 <u>0</u>
1010	101 <u>1</u>
	110 <u>1</u>
	111 <u>0</u>
111 <u>1</u>	1110

 The code word "1111" has <u>even parity</u> and the code word "1110" has <u>odd parity</u>. Both can be used to represent the same 3-bit data

GRAY CODE (1)

- Non-numeric code
- For original binary codes (0 through 2ⁿ -1):
 - Copy the leftmost bit as it is
 - Replace each of the remaining bits with the even parity of the bit of the number and the bit to its left
- What special property does the Gray code have in relation to adjacent decimal digits?
 - As we "counts" up or down in decimal, the code word for the Gray code changes in only one bit position including 15 to 0.

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

GRAY CODE (2)

- For a counting sequence of *n* binary code words (*n* must be even)
 - Replace each of the first n/2 numbers with a code consisting of θ followed by the even parity of each bit of the binary code word and the bit to its left
 - Copy the sequence of numbers formed and copy it in *reverse order* with the leftmost bit replaced by 1.

فريطلوب أيجاد ال وواو

Decimal	Binary	as Gray
00	0000	0000
01	0001	0001
02	0010	0011
02	0011	0010
03	0100	0110
04	0101	0111
03	0110	0101
07	0111	0100
07	1000	1100
09	1001	1101
	1010	1111
10	1010	1110
11		
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

Chapter 1

باستخدام خوازمية معينة

فرق دامد مقط (Bit)

لى نصبح بين كل رقم وما قبله وما جده

53

BCD	Gray
0000	0000
0001	0001
0010	0011
0011	0010
0100	0110
0101	1110
0110	1010
	1011
	1001
	1000
	0000 0001 0010 0011 0100 0101

Logic and Computer Design Fundamentals Chapter 2 – Combinational Logic Circuits

Part 1 – Gate Circuits and Boolean Equations

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Combinational Logic Circuits

- Digital (logic) circuits are hardware components that manipulate binary information.
- Integrated circuits: transistors and interconnections.
 - Basic circuits is referred to as <u>logic gates</u>
 - The outputs of gates are applied to the inputs of other gates to form a digital circuit
- Combinational? Later...

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc. Chapter 2 - Part 1

Overview

- Part 1 Gate Circuits and Boolean Equations
 - Binary Logic and Gates
 - Boolean Algebra
 - Standard Forms

Part 2 – Circuit Optimization

- Two-Level Optimization
- Map Manipulation
- Practical Optimization (Espresso)
- Multi-Level Circuit Optimization

Part 3 – Additional Gates and Circuits

- Other Gate Types
- Exclusive-OR Operator and Gates
- High-Impedance Outputs

Binary Logic and Gates

- Binary variables take on one of two values
- Logical operators operate on binary values and binary values and binary values
- Basic logical operators are the logic functions AND, OR and NOT
- Logic gates implement logic functions
- Boolean Algebra: a useful mathematical system for specifying and transforming logic functions
- We study Boolean algebra as a foundation for designing and analyzing digital systems!

Computer Design Fundamentats, 4e nt[®] Slides earson Education, Inc. Chapter 2 - Part 1

بىن 110

5

Binary Variables -->

- Recall that the two binary values have different names:
 - True/False
 - On/Off
 - Yes/No
 - 1/0
- We use 1 and 0 to denote the two values
- Variable identifier examples:
 - A, B, y, z, or X_1 for now
 - RESET, START_IT, or ADD1 later

Logical Operations

- The three basic logical operations are:
 - AND
 - OR
 - NOT
- AND is denoted by a dot (·) or (A)
- OR is denoted by a plus (+) or (V)
- NOT is denoted by an over-bar (⁻), a single quote mark (') after, or (~) before the variable

ما حنستفلا

Exo A (A' INA

Chapter 2 - Part 1

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides D 2008 Pearson Education, Inc.

Notation Examples

اذا شفتها هيل وعارف أماه الماء اله

- Examples: x y اعرف انها و• X
 - $Z = X \cdot Y = XY = X \wedge Y$: is read "Z is equal to X AND Y"
 - Z = 1 if and only if X = 1 and Y = 1; otherwise, Z = 0 $Z (X, Y) = XY \longrightarrow Z = X \cdot Y$
 - $Z = X + Y = X \lor Y$: is read "Z is equal to X OR Y"
 - Z = 1 if (only X = 1) or if (only Y = 1) or if (X = 1 and Y = 1)
 - $Z = \overline{X} = X' = \sim X$: is read "Z is equal to NOT X"

• Z = 1 if X = 0; otherwise, Z = 0

- Notice the difference between arithmetic addition and logical OR:
 - The statement:

$$1 + 1 = 2$$
 (read "one plus one equals two")

is not the same as

 $100 \text{ size} \ll 1 + 1 = 1 \text{ (read "1 or 1 equals 1")}$

Operator Definitions

Operations are defined on the values "0" and "1" for each operator:

AND
0.0 = 0
0.1 = 0
1.0 = 0
1.1=1

OR
0 + 0 = 0
0 + 1 = 1
1 + 0 = 1
1 + 1 = 1

NOT	
$\overline{0} = 1$	
$\overline{1} = 0$	

pic and Computer Design Fundamentals, 4e werPoint[®] Slides 1008 Pearson Education, Inc.

Truth Tables

- Truth table a tabular listing of the values of a function for all possible combinations of values on its arguments
- Example: Truth tables for the basic logic operations:

AND				
Inputs		Output		
X	Y	$Z = X \cdot Y$		
0	0	0		
0	1	0		
1	0	0		
1	1	1		

OR				
Inputs		Output		
X	Y	$\mathbf{Z} = \mathbf{X} + \mathbf{Y}$		
0	0	.0		
0	1	1		
1	0	1		
1	- 1	1		

NOT		
Inputs	Output	
X	$Z = \overline{X}$	
0	1	
1	0	


Chapter 2 - Part 1

9


Chapter 2 - Part 1 Scanned by CamScanner


ogic and Computer Design Fundamentals, 4e

Logic Function Implementation




- For inputs:
 - logic 1 is switch closed
 - logic 0 is <u>switch open</u>
- For outputs:
 - logic 1 is <u>light on</u>
 - logic 0 is <u>light off</u>
- NOT uses a switch such that:
 - logic 1 is switch open
 - logic 0 is switch closed





Normally-closed switch $=> N_0$




Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

ma sis

Chapter 2 - Part 1

Logic Function Implementation (Continued)



Light is

ON(L = 1) for $L(A, B, C, D) = A \cdot (B\overline{C} + D) = AB\overline{C} + AD$ and OFF(L = 0), otherwise.

 Useful model for relay circuits and for CMOS gate circuits, the foundation of current digital logic technology

Logic and Computer Design Fundamentals. 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 1


12

ogic and Computer Design Fundamentals, 4e twerPoint[®] Stides 2008 Pearson Education, Inc.

- In the earliest computers, switches were opened and closed by magnetic fields produced by energizing coils in *relays*. The switches in turn opened and closed the current paths
- Later, vacuum tubes that open and close current paths electronically replaced relays
- Today, *transistors* are used as electronic switches that open and close current paths
- Optional: Chapter 6 Part 1: The Design Space


Chapter 2 - Part 1 - 13

Logic Gate Symbols and Behavior



بالل ما بتهني ____ Gate Delay

- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously
- The delay between an input change(s) and the resulting output change is the *gate delay* denoted by t_G:



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

25=32

۸ کلیے ۱

(0 + 0 + 0 + 0) D

Chapter 2 - Part 1

Logic Gates: Inputs and Outputs


NOT (inverter)

ج _{كدد}الا متعا لات

• Always one input and one output

- AND and OR gates
 - Always one output
 - Two or more inputs

5 input of gate



Boolean Algebra

- An algebra dealing with binary variables and logic operations
 - Variables are designated by letters of the alphabet
 - Basic logic operations: AND, OR, and NOT
- A Boolean expression is an algebraic expression formed by using binary variables, constants 0 and 1, the logic operation symbols, and parentheses
 - E.g.: X. 1, A + B + C, (A + B)(C + D)
- A Boolean function consists of a binary variable identifying the function followed by equals sign and a **Boolean** expression
 - E.g.: F = A + B + C, $L(D, X, A) = DX + \overline{A}$

d Computer Design Fundamentals, 4e Pearson Education, Inc.

Chapter 2 - Part 1 17

Logic Diagrams and Expressions

- 1. Equation: $F = X + \overline{Y}Z$
- 2. Logic Diagram:
- 3. Truth Table:
- Boolean equations, truth tables and logic diagrams describe the *same* function!
- Truth tables are <u>unique</u>; expressions and logic diagrams are not. This gives flexibility in implementing functions.

X
 Y
 Z
 F


$$\widehat{o}$$
 \widehat{o}
 \widehat{o}

Scanned by CamScanner

)

Example

• Draw the logic diagram and the truth table of the following Boolean function: $F(W, X, Y) = XY + W\overline{Y}$



This example represents a Single Output Function


Logic and Computer Design Fundamentals, 4 PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 1

Example


- Draw the logic diagram and the truth table of the following Boolean functions: $F(W, X) = \overline{W}\overline{X} + W, G(W, X) = W + \overline{X}$
- Logic Diagram:
- Truth Table:

W	X	F	G
0	0	1	1
0	1	0	0
1	0	1	1
1	1	1	1



This example represents a Multiple Output Function

01




Chapter 25 b Scanned by CamScanner

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Example:

Given the following logic diagram, write the corresponding Boolean equation:




 Logic circuits of this type are called combinational logic circuits since the variables are combined by logical operations

ic and Computer Design Fundamentals, 4e verPoint[®] Slides 1008 Pearson Education, Inc. Chapter 2 - Part 1 21

$\begin{array}{llllllllllllllllllllllllllllllllllll$	
2. $X \cdot 1 = X$	•
4. $X \cdot 0 = 0$	Existence of 0 and 1
$6. X \cdot X = X$	Idempotence
$8. X \cdot \overline{X} = 0$	Existence of complement
	Involution
11.XY = YX	Commutative Laws
13.(XY)Z = X(YZ)	Associative Laws
15.X + YZ = (X + Y)(X + Z)	Distributive Laws
$17.\overline{X.Y} = \overline{X} + \overline{Y}$	DeMorgan's Laws
اداع	+> `
xy+ 72 +y) + y2	$\begin{array}{c} & \longrightarrow & + \\ \times & \longrightarrow & \times \\ \hline \times & \longrightarrow & \times \end{array}$ Chapter 2 - Part 1 22
	6. $X \cdot X = X$ 8. $X \cdot \overline{X} = 0$ 11. $XY = YX$ 13. $(XY)Z = X(YZ)$ 15. $X + YZ = (X + \overline{Y})(X + Z)$ 17. $\overline{X} \cdot \overline{Y} = \overline{X} + \overline{Y}$ $y \cdot X + \overline{X} \cdot \overline{X}$ $x + \overline{Y} Z$

Some Properties of Identities & the Algebra

- If the meaning is unambiguous, we leave out the symbol "."
- The identities above are organized into pairs
 - The *dual* of an algebraic expression is obtained by interchanging (+) and (·) and interchanging 0's and 1's
 - The identities appear in *dual* pairs. When there is only one identity on a line the identity is *self-dual*, i. e., the dual expression = the original expression.



Chapter 2 - Part 1

اخوام للعمليات 3

Some Properties of Identities & the Algebra (Continued)

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself
 - Examples: • $F = ((A + \overline{C}) \cdot \overline{B}) + 0$ • $F = ((A + \overline{C}) \cdot \overline{B}) + 0$ • $F = ((A + \overline{C}) \cdot \overline{B}) + 0$ • $F = ((A + \overline{C}) \cdot \overline{B}) + 0$ • $F = ((A + \overline{C}) \cdot \overline{B}) + 0$
 - Dual $F = (A \cdot \overline{C}) + B \cdot 1 = A \cdot \overline{C} + B$
 - $G = XY + (\overline{W + Z})$
 - Dual G = (X + Y). $\overline{WZ} = (X + Y)$. $(\overline{W} + \overline{Z})$
 - H = AB + AC + BC
 - Dual H = (A + B)(A + C)(B + C) = (A + BC)(B + C)= AB + AC + BC

Self - duni

- Are any of these functions self-dual?
 - Yes, H is self-dual Finction list

Logic and Computer Design Fundamentals, a PowerPoint® Slides © 2008 Pearson Education, Inc.

ogic and Computer Design Fundamentals weerPoint® Slides 2008 Pearson Education, Inc.

Boolean Operator Precedence

- The order of evaluation in a Boolean expression is: الأولوانة:
 - 1. Parentheses
 - 2. NOT
 - AND 3.
 - 4. OR

Consequence: Parentheses appear around OR expressions

• Examples:
•
$$F = \underline{A}(B + C)(C + \overline{D}) \textcircled{\sim}$$

• $F = \sim AB = \overline{AB}$

• F = AB + C

•
$$F = A(B + C)$$

0

Chapter 2 - Part 1 25

Useful Boolean Theorems

Proof: Xt y	Proofs y(X+X)	
$\begin{array}{c} Y(1+\gamma) \\ T \\ $	ا ، و لا	مت حفظ م
Theorem	Dual	Name
$x.y + \overline{x}.y = y$	$(x+y)(\bar{x}+y) = y$	Minimization
$x + x \cdot y = x$	x.(x+y) = x	Absorption
$x + \overline{x} \cdot y = x + y$	$x.(\bar{x}+y)=x.y$	Simplification
	$z = x. y + \overline{x}. z$ $z) = (x + y)(\overline{x} + z)^{1}$	ترمینی کتیم Consensus
* Proof & (X+x) (X+ · (X+y)	a the	
(X + タ) I Computer Design Fundamentata, Ae n ^{ell} Studes Warkon Education, Inc.	$A + BC = (A+B) (A + C)$ $E_{X}: X + \overline{X} y = (X+\overline{Y})$ $= X + y = X$ $AB + AB = AB + X \rightarrow 0$	

Example 1: Boolean Algebraic Proof

• $A + A \cdot B = A$		(Absorption Theorem)
	$A + A \cdot B$ $= A \cdot 1 + A \cdot B$	$X = X \cdot 1$
	$=A\cdot(1+B)$	Distributive Law
	$=A \cdot 1$	1 + X = 1
	= <i>A</i>	$X \cdot 1 = X$

- Our primary reason for doing proofs is to learn:
 - Careful and efficient use of the identities and theorems of Boolean algebra
 - How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

rgic and Computer Design Fundamentals, 4e werPoint[®] Sildes 2008 Pearson Education, Inc.

Example 2: Boolean Algebraic Proofs

• $AB + \overline{A}C + BC = AB + \overline{A}C$	(Consensus Theorem)
$AB + \overline{A}C + BC$ $= AB + \overline{A}C + 1.BC$	1.X = X
$= AB + \overline{A}C + (A + \overline{A}).BC$	$X + \overline{X} = 1$
$= AB + \overline{A}C + ABC + \overline{A}BC$ $= AB + ABC + \overline{A}C + \overline{A}BC$	Distributive Law Commutative Law
$= AB. 1 + AB. C + \overline{A}C. 1 + \overline{A}C. B$ $= AB(1+C) + \overline{A}C(1+B)$	X.1 = X and Commutative Law Distributive Law
$= AB.1 + \overline{A}C.1$ $= AB + \overline{A}C$	1 + X = 1 X.1 = X
$-AD \top AC$	Soonnad by Com

Chapter 2 - Part 1

Proof of Simplification

• $A + \overline{A} \cdot B = A + B$ (Simplification Theorem)

$A + \overline{A}.B$	
$= (A + \overline{A})(A + B)$	Distributive Law
= 1.(A + B)	$X + \overline{X} = 1$
= A + B	X.1 = X
$A.\left(\bar{A}+B\right) = AB$	(Simplification Theorem)

	and the second second second second
$A.(\bar{A}+B)$	
$= (A,\bar{A}) + (A,B)$	Distributive Law
= 0 + AB	$X.\overline{X}=0$
= AB	$X + 0 = X \qquad \qquad$

and Computer Design Fundamentals, 4e rPoint[®] Slides 18 Pearson Education, Inc.

Chapter 2 - Part 1 29

Proof of Minimization

• $A.B + \overline{A}.B = B$

(Minimization Theorem)

$A.B + \overline{A}.B$	
$= B(A + \overline{A})$	Distributive Law
= B.1	$X + \bar{X} = 1$
= <i>B</i>	X.1 = X


• $(A + B)(\overline{A} + B) = B$ (Minimization Theorem)

لها يحون عندن اقواى الأضان التوزيع


$(A+B)(\bar{A}+B)$	
$= B + (A.\overline{A})$	Distributive Law
= B + 0	$X.\overline{X}=0$
= <i>B</i>	X + 0 = X

Proof of DeMorgan's Laws (1)

- $\overline{X+Y} = \overline{X} \cdot \overline{Y}$ (DeMorgan's Law)
 - We will show that, \overline{X} . \overline{Y} , satisfies the definition of the complement of (X + Y), defined as $\overline{X + Y}$ by DeMorgan's Law.
 - To show this, we need to show that A + A' = 1 and $A \cdot A' = 0$ with A = X + Y and $A' = X' \cdot Y'$. This proves that $X' \cdot Y' = \overline{X + Y}$.
- Part 1: Show X + Y + X', Y' = 1



Part 2: Show $(X + Y) \cdot X' \cdot Y' = 0$



- Based on the above two parts, $X' \cdot Y' = \overline{X + Y}$
- The second DeMorgans' law is proved by duality
- Note that DeMorgan's law, given as an identity is not an axiom in the

Example 3: Boolean Algebraic Proofs

• $\overline{(X+Y)}Z + X\overline{Y} = \overline{Y}(X+Z)$

$\overline{(X+Y)}Z + X\overline{Y}$	
= X'Y'Z + X.Y'	DeMorgan's law
= Y'(X'Z + X)	Distributive law
= Y'(X + X'Z)	Commutative law
= Y'(X+Z)	Simplification Theorem


ic and Computer Design Fundamentals, 4 rerPoint[®] Slides 008 Pearson Education, Inc. Chapter 2 - Part 1 33

Boolean Function Evaluation

- $F_1 = xy\bar{z}$
- $F_2 = x + \overline{y}z$
- $F_3 = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}$
- $F_4 = x\bar{y} + \bar{x}z$

X	у	Z	F ₁	j	F_2]	F ₃]	F ₄	
0	0	0	0		0		1		0	
0	0 -	1	0		1		0		1 •	
0	1	0	0		0		Q ,	ž	0	
0	1	1	0	T	0		1		1	
1	0	0	0	T	1	T	1	T	1	
1	0	1	0		1		1		1	Ş
1	1	0	1		1		0		0	
1	1	1	0)	1		0		0)

Expression Simplification



Complementing Functions المشمعة يعني احسب

Use DeMorgan's Theorem to complement a function:

- 1. Interchange AND and OR operators
- 2. Complement each constant value and literal


• Example: Complement F = x'yz' + xy'z'(F) = (x + y' + z)(x' + y + z)


• Example: Complement G = (a' + bc)d' + e


$$G' = (a(b' + c') + d).e'$$

Example

- Simplify the following:
 - F = X'YZ + X'YZ' + XZ







Logic and Computer Design Fundamentals, 4e PowerPoint[®] Sildes © 2008 Pearson Education, Inc.

Example

- Show that F = x'y' + xy' + x'y + xy = 1
 - Solution1: Truth Table

x	у	F
0	0	1
0	1	1
1	0	1
1	1	1

Solution2: Boolean Algebra

x'y' + xy' + x'y + xy	
= y'(x' + x) + y(x' + x) Distributive law	
= y'.1 + y.1 $X + X' = 1$	
$= y' + y \qquad \qquad X.1 = X$	24 24 1
$= 1 \qquad \qquad X + X' = 1$	2 2 B

Examples

= ABC + C'.1

= (AB + C').1

= AB + C'

Show that ABC + A'C' + AC' = AB + C' using Boolean algebra. ABC + A'C' + AC'Distributive law = ABC + C'(A' + A)X + X' = 1

'ABC + C ج او يغتصر ويستذم ABC+C' = (AB+C')(C+C')E+AB AB+C

• Find the dual and the complement of $f = wx + y'z \cdot 0 + w'z$

X.1 = X

X + X' = 1

X.1 = X

Distributive law

• Dual(f) = (w + x)(y' + z + 1)(w' + z)

•
$$f' = (w' + x')(y + z' + 1)(w + z')$$


Chapter 2 - Part 1

Logic and Computer Design Fundamentals, 4 PowerPoint® Slides © 2008 Pearson Education, Inc.

Overview – Canonical Forms


- What are Canonical Forms?
- Minterms and Maxterms
- Index Representation of Minterms and Maxterm
- Sum-of-Minterm (SOM) Representations
 - Product-of-Maxterm (POM) Representations
 - Representation of Complements of Functions
 - Conversions between Representations

Boolean Representation Forms



Canonical Forms

- It is useful to specify Boolean functions in a form that:
 - Allows comparison for equality
 - Has a correspondence to the truth tables
 - Facilitates simplification
- Canonical Forms in common usage:
 - Sum of Minterms (SOM)
 - Product of Maxterms (POM)



- x) or complemented (e.g., \bar{x}), there are 2^n minterms for n variables $2^n e^{-2n}$ using $2^n e^{-2n}$
- <u>Example</u>: Two variables (X and Y) produce $2^2 = 4$ combinations:

XY	(both normal)
XΫ	(X normal, Y complemented)
$\bar{X}Y$	(X complemented, Y normal)
$\overline{X}\overline{Y}$	(both complemented)

Thus there are *four minterms* of two variables

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 1

Maxterms

- *Maxterms* are OR terms with *every variable* in true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., \bar{x}), there are 2^n maxterms for n variables
- <u>Example</u>: Two variables (X and Y) produce $2^2 = 4$ combinations:
 - X + Y (both normal)
 - $X + \overline{Y}$ (X normal, Y complemented)
 - $\overline{X} + Y$ (X complemented, Y normal)
 - $\overline{X} + \overline{Y}$ (both complemented)

Logic and Computer Design Fundamentals, 4 PowerPoint⁴ Slides

Maxterms and Minterms

ترتيب تيم اله ۲۰۸۷ B	Index	Minterm (m)	Maxterm (M)	
000	0	$\overline{X}\overline{Y}\overline{Z}$	X + Y + Z	
00 1	1	$\overline{X}\overline{Y}Z$	$X + Y + \overline{Z}$	
010	2	$\overline{X}Y\overline{Z}$	$X + \overline{Y} + Z$	
0 1 1	3	ĀΥΖ	$X + \overline{Y} + \overline{Z}$	
100	4	$X\overline{Y}\overline{Z}$	$\overline{X} + Y + Z$	
101	5	$X\overline{Y}Z$	$\bar{X} + Y + \bar{Z}$	
110	6	XYZ	$\bar{X} + \bar{Y} + Z$	
111	7	XYZ	$\bar{X} + \bar{Y} + \bar{Z}$	

-1 41

The *index* above is important for describing which variables in the terms are true and which are complemented

and Computer Design Fundamentals, 4e Point[®] Slides earson Education, Inc

Chapter 2 - Part 1 45

Standard Order

- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the same order (usually alphabetically)
- Example: For variables a, b, c:
 - Maxterms: $(a + b + \overline{c}), (a + b + c)$
 - Terms: (b + a + c), $a\overline{c}b$, and (c + b + a) are NOT in standard order. مىق مرتبين
 - Minterms: \overline{abc} , abc, \overline{abc}
 - Terms: (a + c), $\overline{b}c$, and $(\overline{a} + b)$ do not contain all variables

Purpose of the Index

 The *index* for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true form or complemented form

For Minterms:

• "0" means the variable is "Complemented"

• "1" means the variable is "Not Complemented"

For Maxterms:

• "0" means the variable is "Not Complemented"
 • بنط اش
 • "1" means the variable is "Complemented"

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 1

Index Example: Three Variables

Index (Decimal)	Index (Binary) n = 3 Variables	Minterm (m)	Maxterm (M)
0	000	$m_0 = \bar{X}\bar{Y}\bar{Z}$	$M_0 = X + Y + Z$
1	001	$m_1 = \bar{X}\bar{Y}Z$	$M_1 = X + Y + \overline{Z}$
2	010	$m_2 = \bar{X}Y\bar{Z}$	
3	011	$m_2 = \bar{X}YZ$	$M_2 = X + \overline{Y} + Z$
4	100		$M_3 = X + \bar{Y} + \bar{Z}$
5	101	$m_4 = X \overline{Y} \overline{Z}$	$M_4 = \bar{X} + Y + Z$
6	110	$m_5 = X \overline{Y} Z$	$M_5 = \bar{X} + Y + \bar{Z}$
7		$m_6 = XY\bar{Z}$	$M_6 = \bar{X} + \bar{Y} + Z$
a second and a second sec	111	$m_7 = XYZ$	$M_7 = \bar{X} + \bar{Y} + \bar{Z}$

Index Example: Four Variables

	$\mathcal{A}_{\mathrm{b}_{\mathrm{b}}}^{\mathrm{b}}(1)$		عكما الر mi بالا ي	mi = Mi
i (Decimal)	i (Binary) n = 4 Variables	m _i	↑ M _i	mi = Mi ms = Ms a 628 = 9 +6+ + 8
0	0000	āb̄c̄d̄	a+b+c+d	6 A
1	0001	ābcd	$a+b+c+\bar{d}$	
3	0011	$\bar{a}\bar{b}cd$	$a+b+\bar{c}+\bar{d}$	
5	0101	ābīcd	$a + \overline{b} + c + \overline{d}$	
7	0111	ābcd	$a + \overline{b} + \overline{c} + \overline{d}$]
10	1010	abcd	$\bar{a} + b + \bar{c} + d$	
13	1101	abīcd	$\bar{a} + \bar{b} + c + \bar{d}$	
15	1111	abcd	$\bar{a} + \bar{b} + \bar{c} + \bar{d}$	

c and Computer Design Fundamentals, erPoint® Slides X08 Pearson Education, Inc.

Chapter 2 - Part 1

49

Minterm and Maxterm Relationship

- Review: DeMorgan's Theorem
 - $\overline{x.y} = \overline{x} + \overline{y}$ and $\overline{x+y} = \overline{x}.\overline{y}$
- Two-variable example:
 - $M_2 = \bar{x} + y$ and $m_2 = x. \bar{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{x} + \overline{y} = \overline{x} \cdot \overline{y} = x \cdot \overline{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{x. \overline{y}} = \overline{x} + \overline{\overline{y}} = \overline{x}. y$
 - Thus, M₂ is the complement of m₂ and vice-versa
- Since DeMorgan's Theorem holds for *n* variables, the above holds for terms of *n* variables:

$$M_i = \overline{m_i}$$
 and $m_i = \overline{M_i}$

Thus, M_i is the complement of m_i and vice-versa Sindan Fundamentals, 4e

Function Tables for Both

- Minterms of 2 variables:
- Maxterms of 2 variables:

	^ 2		-	1
and the Property of the Property of the	1		1	
xy	m ₀	m ₁	m ₂	m ₃
00		0	0	0
01	0	$\mathbf{\hat{U}}$	0	0
	0	0	(î `	0
10		0	0	1
11	0	U		

xy Xý

Xy

xy	M ₀	M ₁	M ₂	M,
00	0	1	1	1
01	1	0	1	1
	1	1	0	1
10	1	1	1	0
11	1	-		

Chapter 2 - Part 1

F= mo + M3

xy+xy

SOM

Each column in the maxterm function table is the complement of the column in the minterm function table since M_i is the complement of m_i.

1

0

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Sildes © 2008 Pearson Education, Inc.

Observations

- In the function tables:
 - Each *minterm* has one and only one 1 present in the 2ⁿ terms (a minimum of 1s). All other entries are 0.
 - Each *maxterm* has one and only one 0 present in the 2ⁿ terms All other entries are 1 (a <u>maximum</u> of 1s).
- We can implement any function by
 - "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function.
 - "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function.
- This gives us two <u>canonical forms</u> for stating any Boolean function:
 - Sum of Minterms (SOM)
 - Product of Maxterms (POM)

Minterm Function Example

• Example: Find $F_1 = m_1 + m_4 + m_7$

• $F_1 = x'y'z + xy'z' + xyz$

xyz	Index	$m_1 + m_4 + m_7 = F_1$
000	0	0 + 0 + 0 = 0
001	1	1 + 0 + 0 = 1 m
010	2	0 + 0 + 0 = 0
011	3	0 + 0 + 0 = 0
100	4	0 + 1 + 0 = 1 my
101	5	0 + 0 + 0 = 0
110	6	0 + 0 + 0 = 0
111	7	0 + 0 + 1 = 1 m ₇

Computer Design Fundamentals, 4e #[®] Slides earson Education, Inc.

Chapter 2 - Part 1

Minterm Function Example

• $F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$

• F(A, B, C, D, E) = A'B'C'DE' + A'BC'D'E + AB'C'D'E + AB'CDE

ABEDE + ABEDE + ABEDE

Maxterm Function Example

- Example: Implement F1 in maxterms:
- $F_1 = M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6$

• $F_1 = (x + y + z) \cdot (x + y' + z) \cdot (x + y' + z') \cdot (x' + y + z') \cdot (x' + y' + z)$

xyz	Index	$M_0 . M_2 . M_3 . M_5 . M_6 = F_1$
000	0	0.1.1.1.1=0
001	1	1.1.1.1=1
010	2	1.0.1.1.1=0
011	3	1.1.0.1.1 = 0
100	4	1.1.1.1.1 = 1
101	5	1.1.1.0.1=0
110	6	1.1.1.0=0
111	7	1.1.1.1.1 = 1

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

POM

Chapter 2 - Part 1

Maxterm Function Example

• $F(A, B, C, D) = M_3 \cdot M_8 \cdot M_{11} \cdot M_{14}$

•
$$F(A, B, C, D)$$

= $(A + B + C' + D') \cdot (A' + B + C + D) \cdot (A' + B + C' + D') \cdot (A' + B' + C' + D)$

(A+B+C+D) (A+B+C+D) (A+B+C+D)(A+B+C+D)

Canonical Sum of Minterms

- Any Boolean function can be expressed as a <u>Sum</u> of Minterms (SOM):
 - For the function table, the <u>minterms</u> used are the terms corresponding to the 1's
 - For expressions, <u>expand</u> all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term $(v + \bar{v})$
- Example: Implement $f = x + \overline{x}\overline{y}$ as a SOM?
 - 1. Expand terms $\rightarrow f = x(y + \bar{y}) + \bar{x}\bar{y}$
 - 2. Distributive law $\rightarrow f = xy + x\overline{y} + \overline{x}\overline{y}$
 - 3. Express as SOM $\rightarrow f = m_3 + m_2 + m_0 = m_0 + m_2 + m_3$ $F = \chi + \overline{\chi}S$ $\chi (\chi + \overline{\chi}) (\chi + \overline{\chi}) + \overline{\chi}S (\chi + \overline{\chi})$

xyz + x yz + x yz + x yz + x yz + x yz

1 Computer Design	Fundamentals, 4e
int [®] Slides	
earson Education,	Inc.

57

Chapter 2 - Part 1

Another SOM Example

- Example: $F = A + \overline{B}C$
- There are three variables: A, B, and C which we take to be the standard order
- Expanding the terms with missing variables:
 - $F = A(B + \overline{B})(C + \overline{C}) + (A + \overline{A})\overline{B}C$
- Distributive law:
 - $F = ABC + A\overline{B}C + AB\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + \overline{A}\overline{B}C$
- Collect terms (removing all but one of duplicate terms):
 - $F = ABC + AB\overline{C} + AB\overline{C} + A\overline{B}\overline{C} + A\overline{B}\overline{C}$
- Express as SOM:
 - $F = m_7 + m_6 + m_5 + m_4 + m_1$
- $F=m_1+m_4+m_5+m_6+m_7$

Chapter 2 - Part 1 58 Scanned by CamScanner

فستطب المكرر

Shorthand SOM Form

- From the previous example, we started with:
 - $F = A + \overline{B}C$
- We ended up with:
 - $F = m_1 + m_4 + m_5 + m_6 + m_7$
- This can be denoted in the formal shorthand:
 - $F(A, B, C) = \sum_{m} (1, 4, 5, 6, 7)$

Note that we explicitly show the standard the order and drop in variables $\vec{x}\vec{y} + \vec{x}\vec{y}$ $\vec{F} = \vec{n} \cdot \vec{n}$, Som \vec{x} $\vec{F} = M_2 \cdot M_3$ Pom $\vec{F} = M_2 \cdot M_3$ Pom designators.

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

XY 001 011 100 11

Chapter 2 - Part 1

Canonical Product of Maxterms

 Any Boolean Function can be expressed as a Product of Maxterms (POM):

Exi F(XIYI2) = x + ¥ 9

X + 9 + 4

X + y + Z i

M2. M3

- For the function table, the maxterms used are the terms corresponding to the 0's
- For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second distributive law, "ORing" terms missing variable v(X +y +2) (X+y+2) with (v, \overline{v}) and then applying the distributive law again
 - $\pi_{\mu}^{(2_{1})} = \text{Example: Convert } f(x, y, z) = x + \bar{x}\bar{y} \text{ to POM}?$
 - Distributive law $\rightarrow f = (x + \bar{x}) \cdot (x + \bar{y}) = x + \bar{y}$
 - ORing with missing variable (z) $\rightarrow f = x + \overline{y} + z \cdot \overline{z}$
 - Distributive law $\rightarrow f = (x + \overline{y} + z) \cdot (x + \overline{y} + \overline{z})$
 - Express as POS $\rightarrow f = M_2 \cdot M_3$

Logic and Computer Design Fundam PowerPoint[®] Slides

Another POM Example

• Convert f(A, B, C) = AC' + BC + A'B' to POM?

- Use $x + yz = (x + y) \cdot (x + z)$, assuming x = AC' + BC and y = A' and z = B'
 - $f(A, B, C) = (AC' + BC + A') \cdot (AC' + BC + B')$
- Use Simplification theorem to get:

• $f(A, B, C) = (BC + A' + C') \cdot (AC' + B' + C)$

- Use Simplification theorem again to get:
 - $f(A, B, C) = (A' + B + C') \cdot (A + B' + C) = M_5 \cdot M_2$
 - $f(A, B, C) = M_2 \cdot M_5 = \prod_M (2,5) \rightarrow Shorthand POM$ form $(1) F = \sum_{m} (o(1), 3, u(6)7)$

 $\vec{F} = \prod_{i=1}^{n} (o_1)_i 3_i 4_i b_i \partial Chapter 2 - Part 1$

Computer Design Fundamentals, 4e f[®] Slides arson Education, Inc.

Function Complements

(0) مره م والباقي مره (١١)

- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Diler F Given $F(x, y, z) = \sum_{m} (1, 3, 5, 7)$, find Example: complement F as SOM and POM? $F = \xi (1,2)$
 - $\overline{F}(x, y, z) = \sum_{m} (0, 2, 4, 6)$ $\overline{F}(x, y, z) = \prod_{M} (1, 3, 5, 7)$ $\overline{F}(x, y, z) = \prod_{M} (1, 3, 5, 7)$

mputer Design Fundamentals, 4e Slides on Education Inc

Chapter 2 - Part 1 62

= Am (01314,516,7)

F = E (013,4,5,6,7)

Scanned by CamScanner

61

Conversion Between Forms

To convert between sum-of-minterms and product-of-maxtern form (or vice-versa) we follow these steps: Find the function complement by swapping terms in the list with terms

- not in the list.
- Change from products to sums, or vice versa.
- **Example:**Given F as before: $F(x, y, z) = \sum_{m} (1, 3, 5, 7)$
 - Form the Complement:
 - $\overline{F}(x,y,z) = \sum_{m} (0,2,4,6)$ Then use the other form with the same indices – this forms complement again, giving the other form of the original function:

 $F(x, y, z) = \prod_{M} (0, 2, 4, 6)$


ric and Computer Design Fundamentals, 4e verPoint® Slides 008 Pearson Education, Inc.

Important Properties of Minterms

- Maxterms are seldom used directly to express Boolea functions
- Minterms properties:
 - For *n* Boolean variables, there are 2^n minterms (0 to 2^n -1)
 - Any Boolean function can be represented as a logical sum? minterms (SOM)
 - The complement of a function contains those minterms no included in the original function
 - A function that include all the 2ⁿ minterms is equal to 1


Scanned by CamScanner

Chapter 2 - Part 1



- The first level consists of *n*-input AND gates, and
- The second level is a single OR gate (with fewer than 2^n inputs)
- This form often can be simplified so that the corresponding circuit is simpler


Point[®] Slides Point[®] Slides




Two-level Implementation

- Draw the logic diagram of the following boolean function:
 - f = AB + C(D + E)

E.



- Represent the function using two-level implementation:
 - $f = AB + CD + CE \rightarrow SOP$



and Computer Design Fundamentals, 4e Point[®] Slides 08 Pearson Education, Inc.

SOP and POS Observations

- The previous examples show that:
 - Canonical Forms (Sum-of-minterms, Product-of-Maxterms), or other standard forms (SOP, POS) differ in complexity
 - Boolean algebra can be used to manipulate equations into simpler forms.
 - Simpler equations lead to simpler two-level implementations
- Questions:

nd Carry I

- How can we attain a "simplest" expression?
- Is there only one minimum cost circuit?
- The next part will deal with these issues.

Scanned by CamScanner

69

Logic and Computer Design Fundamentals

Chapter 2 – Combinational Logic Circuits

Part 2 – Circuit Optimization

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

Overview

- Part 1 Gate Circuits and Boolean Equations
 - Binary Logic and Gates
 - Boolean Algebra
 - Standard Forms
- Part 2 Circuit Optimization
 - Two-Level Optimization
 - Map Manipulation
- Part 3 Additional Gates and Circuits
 - Other Gate Types
 - Exclusive-OR Operator and Gates
 - High-Impedance Outputs

c and Computer Design Fundamentals, 4e erPoint[®] Slides)08 Pearson Education, Inc. Chapter 2 - Part 2 3

Circuit Optimization

- Goal: To obtain the simplest implementation for a given function
- Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm
- Optimization requires a cost criterion to measure the simplicity of a circuit
- Distinct cost criteria we will use:
 - Literal cost (L)
 - Gate input cost (G)
 - Gate input cost with NOTs (GN)

Literal Cost

أبسطهم • Literal: a variable or its complement

- Literal cost (L): the number of literal عدد الأحرن Boolean expression in a appearances diagram corresponding to the logic circuit
 - Examples:
 - F = BD + AB'C + AC'D'
 - L = 8 (Minimum cost \rightarrow Best solution)
 - F = BD + AB'C + AB'D' + ABC'
 - *L* = 11
 - F = (A + B)(A + D)(B + C + D')(B' + C' + D)• L = 10
 - Logic and Computer Design Fundamentals, 4e \mathcal{E}_{x} , $f : [A \rightarrow B] (A + CD) (B + C \rightarrow D) (B + C \rightarrow D)$ PowerPoint[®] Slides \bigcirc 2008 Pearson Education, Inc. 1=11 6 = 11 + 5 = 16

Chapter 2 - Part 2

Gate Input Cost

- Gate input cost (G): the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (G: inverters not counted, GN: inverters counted)
- For SOP and POS equations, it can be found from the equation(s) by I solve and G = L + # TernsAll literal appearances G = L + # TernsAll literal appearances G = G + # of inverters

 - All number of terms excluding single literal terms,(G) and

• Examples:


$$F = BD + AB'C + AC'D'$$

$$= (1)$$
• $F = BD + AB'C + AC'D'$

$$= (1)$$
• $G = 11, GN = 14$ (Minimum cost \Rightarrow Best solution)
• $F = BD + AB'C + AB'D' + ABC'$
• $G = 15, GN = 18$
• $F = (A + B)(A + D)(B + C + D')(B' + C' + D)$
• $F = (A + B)(A + D)(B + C + D')(B' + C' + D)$
• $G = 14, GN = 17$
• $G = 14, GN = 17$
• $G = 14, GN = 17$

Cost Criteria (continued)

- Example 1: $\checkmark \checkmark GN = G + 2 = 9$
- $\mathbf{F} = \mathbf{A} + \mathbf{B}\mathbf{C} + \mathbf{B}\mathbf{C} + \mathbf{B}\mathbf{C} \quad \mathbf{L} = 5 \quad \mathbf{G} = \mathbf{L} + 2 = 7$




- L (literal count) counts the AND inputs and the single literal OR input.
- G (gate input count) adds the remaining OR gate inputs
- GN(gate input count with NOTs) adds the inverter inputs


ic and Computer Design Fundamentals, 4e rerPoint[®] Slides 308 Pearson Education, Inc. Chapter 2 - Part 2 7

1. 2 4

Cost Criteria (continued)



Cost Criteria (continued)



Boolean Function Optimization

- Minimizing the gate input (or literal) cost of a (a set of) Boolean equation(s) reduces circuit cost
- We choose gate input cost
- Boolean Algebra and graphical techniques are tools to minimize cost criteria values
- Some important questions:
 - When do we stop trying to reduce the cost?
 - Do we know when we have a minimum cost?
- Treat optimum or near-optimum cost functions for two-level (SOP and POS) circuits
- Introduce a graphical technique using Karnaugh maps (K-maps, for short)

Logic and Computer Design Fundamentals, 4e PowerPoint® Stides © 2008 Pearson Education, Inc. Chapter 2 - Part 2

Karnaugh Maps (K-map)

- A K-map is a collection of squares
 - Graphical representation of the truth table
 - Each square represents a minterm, or a maxterm, or a row in the truth table
 - For n-variable, there are 2ⁿ squares
 - The collection of squares is a graphical representation of a Boolean function
 - Adjacent squares differ in the value of one variable
 - Alternative algebraic expressions for the same function are derived by recognizing patterns of squares


and Computer Design Fundamentals, 4e Point® Slides 3 Pearson Education, Inc. Chapter 2 - Part 2 11

Some Uses of K-Maps

- Finding optimum or near optimum
 - SOP and POS standard forms, and
 - two-level AND/OR and OR/AND circuit implementations

for functions with small numbers of variables

- Visualizing concepts related to manipulating Boolean expressions, and
- Demonstrating concepts used by computeraided design programs to simplify large circuits



K-Map Function Representation

• Example: F(x, y) = x

XY F	F(x,y)=x	$\mathbf{y} = 0$	y = 1
	$\mathbf{x} = 0$	Ó	- 0
() /' F= Xy + xy	x = 1	1	1

 For function F(x, y), the two adjacent cells containing 1's can be combined using the Minimization Theorem:

$$F(x,y) = x\overline{y} + xy = x$$

gic and Computer Design Fundamentals, 4e werPoint[®] Slides 2008 Pearson Education, Inc.

Chapter 2 - Part 2 15 الداغة با اختيا الا تلامردية

K-Map Function Representation

• Example: G(x, y) = x + y

×	y F o u	XY + X(Y+Y) XY+X	G(x,y)=x+y	$\mathbf{y} = 0$	y = 1
d	1	(X+Y)	$\mathbf{x} = 0$	0	
1			x = 1	(I	D
E:	(y+X	y + xy =			

 For G(x, y), two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

$$G(x, y) = (x\overline{y} + xy) + (\overline{x}y + xy)$$
$$G(x, y) = x + y$$

Three Variable Maps

	-	A three variable K-man:		نا یکون منقط م [:] ۸		T.		
XYZ			vz = 00	yz = 01	yz = 11	yz = 10		
000 8		$\mathbf{x} = 0$	m_0 ^(A)	$m_1^{(6)}$		$m_2^{(c)}$		
		$\frac{x-0}{x-1}$	$m_4^{(e)}$	$m_5^{(F)}$	$m_7^{(h)}$	$m_6^{(y)}$		
100 E 101 F		$\mathbf{x} = 1$			* :			
110 9	-	Where each minterm corresponds to the product terms:						


	yz = 00	yz = 01	yz = 11	yz = 10
$\mathbf{x} = 0$	<i>x̄ȳz</i>	$\bar{x}\bar{y}z$	<i>x̄yz</i>	<i></i> xyz
x = 1	хӯz	xyz	xyz	хуz̄

 Note that if the binary value for an <u>index</u> differs in one bit position, the minterms are adjacent on the K-Map


Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc. Chapter 2 - Part 2

Alternative Map Labeling

- Map use largely involves:
 - Entering values into the map, and
 - Reading off product terms from the map
- Alternate labelings are useful:



Logic and Computer Design Fundamentals, 4e



Example Functions

- 10 11 ٥١ 00 ١ X = 0 0 9 Ø 0 ١ 1 = 1 ī
- By convention, we represent the minterms of F by a "1" in the map and leave the minterms of \overline{F} blank F = X y + XY
- Example:
 - $F(x, y, z) = \sum_{m} (2, 3, 4, 5)$
- Example:
 - $G(a, b, c) = \sum_{m} (3, 4, 6, 7)$
- 3 O 7 6 O O 5 b 1 2 3 1 1 Ζ 6 a F= 96 + 46 F= 6 C + 96 + 96C 0

Y

Learn the locations of the 8 indices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries

and Computer Design Fundamentals, 4e nPoint[®] Slides 08 Pearson Education, Inc.

Chapter 2 - Part 2

19


Steps for using K-Maps to Simplify Boolean **Functions**

- Enter the function on the K-Map
 - Function can be given in truth table, shorthand notation, SOP,...etc
 - Example:

•
$$F(x, y) = \bar{x} + xy$$

• $F(x, y) = \sum_{m} (0, 1, 3)$

$$\overline{X} = \frac{1}{2} \frac{1}{$$



- Combining squares for simplification
 - Rectangles that include power of 2 squares {1, 2, 4, 8, ...}
 - Goal: Fewest rectangles that cover all 1's \rightarrow as large as possible
- Determine if any rectangle is not needed
- Read-off the SOP terms

Combining Squares

- By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria
- On a 2-variable K-Map:
 - One square represents a minterm with two variables
 - Two adjacent squares represent a product term with one variable
 - Four "adjacent" terms is the function of all ones (no variables) = 1.
- On a 3-variable K-Map:
 - One square represents a minterm with three variables
 - Two adjacent squares represent a product term with two variables
 - Four "adjacent" terms represent a product term with one variable
 - Eight "adjacent" terms is the function of all ones (no variables) = 1.

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 2

Example: Combining Squares

• Example: $F(A, B) = \sum_{m} (0, 1, 2)$

 $F(A,B) = \bar{A}\bar{B} + \bar{A}B + A\bar{B}$

Using Distributive law

• $F(A,B) = \overline{A} + A\overline{B}$

- Using simplification theorem
 - $F(A,B) = \overline{A} + \overline{B}$
- Thus, every two adjacent terms that form a 2×1 rectangle correspond to a product term with one variable

Scanned by CamScanner

F=A+B

Example: Combining Squares

- Example: $F(x, y, z) = \sum_{m} (2, 3, 6, 7)$
- $F(x, y, z) = \overline{x}y\overline{z} + \overline{x}yz + xy\overline{z} + xyz$
- Using Distributive law
 - $F(x, y, z) = \overline{x}y + xy$
- Using Distributive law again
 - F(x, y, z) = y
- Thus, the four adjacent terms that form a 2×2 square correspond to the term "y"

gic and Computer Design Fundamentals, 4e werPoint[®] Sildes 2008 Pearson Education, Inc.

Chapter 2 - Part 2 23


Three-Variable Maps

- Reduced literal product terms for SOP standard forms correspond to <u>rectangles</u> on K-maps containing cell counts that are powers of 2
- Rectangles of 2 cells represent 2 adjacent minterms
- Rectangles of 4 cells represent 4 minterms that form a "pairwise adjacent" ring
- Rectangles can contain non-adjacent cells as illustrated by the "pairwise adjacent" ring above


ogic and Computer Design Fundamentals, 4e bwerPoint® Slides 2008 Pearson Education, Inc.

Chapter 2 - Part 2 24


Scanned by CamScanner



144




Three-Variable Maps



c and Computer Design Fundamentals, 4e erPoint^e Slides 108 Pearson Education, Inc.

Three Variable Maps

- K-maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the "1s"in the map.
- Example: Simplify $F(x, y, z) = \sum_{m} (1, 2, 3, 5, 7)$




$$F(x, y, z) = z + \bar{x}y$$

ogic and Computer Design Fundamentals, 4e twerPoint[®] Slides 2008 Pearson Education, Inc.

Three-Variable Map Simplification

• Use a K-map to find an optimum SOP equation for $F(X, Y, Z) = \sum_{m} (0, 1, 2, 4, 6, 7)$



Scanned by CamScanner


Chapter 2 - Part 2

00000

27

Four Variable Maps

 Map and location of minterms F(W, X, Y, Z):



Logic and Computer Design Fundame PowerPoint[®] Slides D 2008 Pearson Education, Inc.


Chapter 2 - Part 2

Four Variable Terms

- Four variable maps can have rectangles corresponding to:
 - 4 variables (i.e. Minterm) • A single 1:
 - Two 1's:
- 3 variables
 - Four 1's: 2 variables
 - 1 variable • Eight 1's:
 - zero variables (function of all ones) • Sixteen 1's:

Four-Variable Maps

• Example shapes of 4-cell rectangles:




Computer Design Fundamentals, 4e nt[©] Slides earson Education, Inc.

Chapter 2 - Part 2 31

Four-Variable Maps

• Example shapes of 8-cell rectangles:




Scanned by CamScanner

d Computer Day


Four-Variable Map Simplification

• $F(W, X, Y, Z) = \sum_{m} (0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$



Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Four-Variable Map Simplification



Chapter 2 - Part 2 33

Systematic Simplification

• (Prime Implicant: is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2

الر دادة حول ٢ + في جواها ٢ ما حدا متدر مينتاره الاها ي الداخرة -


- A prime implicant is called an Essential Prime Implicant if it is the **only** prime implicant that covers (includes) one or more minterms
- Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map
- A set of prime implicants *"covers all minterms"* if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

gic and Computer Design Fundamentals, 4e werPoint[®] Slides 2008 Pearson Education, Inc.


Chapter 2 - Part 2

35

Example of Prime Implicants




Prime Implicant Practice



ic and Computer Design Fundamentals, 4e /erPoint® Slides 308 Pearson Education, Inc. Chapter 2 - Part 2


37

Another Example



$$G(A, B, C, D) = \sum_{m} (0, 2, 3, 4, 7, 12, 13, 14, 15)$$

Hint: There are seven prime implicants!



Optimization Algorithm

1. Find <u>all</u> prime implicants

and Computer Design Fundamentals

Scanned by CamScanner


المسامesse لدزم أخدهم


- 2. Include <u>all</u> essential prime implicants in the solution
- 3. Select a *minimum cost* set of non-essential prime implicants to cover all minterms not yet covered
 - <u>Selection Rule</u>: Minimize the overlap among prime implicants as much as possible. In particular, in the final solution, make sure that each prime implicant selected includes at least one minterm not included in any other prime implicant selected

```
l Computer Design Fundamentals, 4e
int<sup>®</sup> Slides
Vearson Education, Inc.
```

Chapter 2 - Part 2 39

- **Selection Rule Example**
- Simplify F(A, B, C, D) given on the K-map





Don't Cares in K-Maps

- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known:
 - the input values for the minterm will never occur, or
 - The output value for the minterm is not used
- In these cases, the output value is defined as a "don't care"
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- **Example:** A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms <u>cannot</u> be replaced with 1's or 0's because that would require the function to be always 1 or 0 for the associated input combination

and Computer Design Fundamentals, 4e oint[®] Slides

Chapter 2 - Part 2


43

Example: BCD "5 or More"


- The map below gives a function F(w, x, y, z) which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:
- 5 < ?? If don't cares are treated as 1's (Red): 2 3 1 0 $F_1(w, x, y, z) = w + xy + xz$ 4 • G = 71 X 14 If don't cares are treated as 0's (Blue): 15 12 Х X $F_2(w, x, y, z) = \overline{w}xz + \overline{w}xy + w\overline{x}\overline{y}$ 10 11 Z ومتن شرط انمطيع كلم For this particular function, cost G for the POS solution for F(w, x, y, z) is


not changed by using the don't cares

Choose the one less inverters (i.e. less GN)



Product of Sums with Don't Care Example






cation, Inc.

Buffer

• A *buffer* is a gate with the function F = X:



X	F
0	0
1	1

- In terms of Boolean function, a buffer is the same as a connection!

So why use it?


- A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation
- Protection and isolation between circuits

PowerPoint[®] Sildes © 2008 Pearson Education, Inc.

Chapter 2 - Part 3

5


NAND Gate



 NAND represents <u>NOT-AND</u>, i.e., the AND function with a NOT applied. The symbol shown is an <u>AND-Invert</u>. The small circle ("bubble") represents the invert function

NAND Gates (continued)

• Applying DeMorgan's Law gives Invert-OR (NAND)





- This NAND symbol is called <u>Invert-OR</u>, since inputs are inverted and then ORed together
- <u>AND-Invert</u> and <u>Invert-OR</u> both represent the NAND gate. Having both makes visualization of circuit function easier

.ogic and Computer Design Fundamentals, 4e IwerPoint[®] Slides 2008 Pearson Education, Inc. Chapter 2 - Part 3 7

NAND Gates (continued)

Universal gate: a gate type that can implement any Boolean function. <u>The NAND gate is a universal gate:</u>





NOR represents <u>NOT-OR</u>, new, and NOT applied. The symbol shown is an <u>OR-Invert</u>. The small circle ("bubble") represents the invert function

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.


Chapter 2 - Part 3

NOR Gates (continued)

Applying DeMorgan's Law gives <u>Invert-AND</u> (NOR)

- This NOR symbol is called <u>Invert-AND</u>, since inputs are inverted and then ANDed together
- <u>OR-Invert</u> and <u>Invert-AND</u> both represent the NOR gate. Having both makes visualization of circuit function easier

NOR Gates (continued)



Hi-Impedance Outputs

- Logic gates introduced thus far
 - have 1 and 0 output values,
 - <u>cannot</u> have their outputs connected together, and
 - transmit signals on connections in <u>only one</u> direction
 ادا معلات السلل
- Three-state logic adds a third logic value, Hi-Impedance (Hi-Z), giving three states: 0, 1, and Hi-Z on the outputs.
- Hi-Z can be also denoted as Z or z
- The presence of a Hi-Z state makes a gate output as described above behave quite differently:
 - "1 and 0" become "1, 0, and Hi-Z"
 - "cannot" becomes "can," and
 - "only one" becomes "two"

Chapter 2 - Part 3 12 Scanned by CamScanner

00

Hi-Impedance Outputs (continued)

What is a Hi-Z value?

- The Hi-Z value behaves as an open circuit
- The first value control
 This means that, looking back into the circuit, the output
- appears to be disconnected
 It is as if a switch between the internal circuitry and the output has been opened
- Hi-Z may appear on the output of any gate, but we restrict gates to <u>3-state buffer</u>

0, 1, HI-Z


Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education; Inc.


Chapter 2 - Part 3 13

Tri-State Buffer (3-State Buffer)

ال ۲۰۰۰ نمسال ۱۹


- For the symbol and truth table, IN is the <u>data input</u>, and EN is the <u>control input</u>
- For EN = 0, regardless of the value on IN (denoted by X), the output value is Hi-Z
- For EN = 1, the output value follows the input value







Tri-State Buffer Variations

- By adding "bubbles" to signals:
 - Data input, IN, can be inverted •
 - Control input, EN, can be inverted •







EN	IN	OUT
0	0	0
0	1	1
1	X	Hi-Z

EN	IN	OUT
0	0	1
0	1	0
1	X	Hi-Z

; and Computer Design Fundamentals, 4e erPoint[®] Slides 08 Pearson Education, Inc.

Chapter 2 - Part 3

15

OUT

Resolving 3-State Values on a Connection

• Connection of two tri-state buffer outputs, B_1 and B_0 , to a wire, OL (Output Line) \rightarrow Multiplexed Output

EN ₁	EN ₀	IN ₁	IN ₀	\tilde{B}_1	B ₀	OL	
0	0	X	X	Hi-Z	Hi-Z	Hi-Z	
0	1	X	0	Hi-Z	0	0	
0 [°]	1	X	1	Hi-Z	1	1	
1	0	0	X	0	Hi-Z	0	EN ₀
1	0	1	X	1	Hi-Z	1	
1	1	0	Ó	Ò	0	0	
1	1	1	1	1	1	1) EN ₁ ————————————————————————————————————
1	1	0	1	0	1	Fire	لهنع ها د کله يعير
1	1	1	0	1	0	Fire	متنا ذ (ضمن ما مصبر عندي مشاكل

لما يكونوا الد EN - 1

and Co verPoint® Slides

Chapter 2 - Part 3 16

B

OL

Resolving 3-State Values on a Connection

- Resulting Rule: At least one buffer output value must be Hi-Z. Why?
 - Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit
- How many valid buffer output combinations exist?
 - 5 valid output combination
- What is the rule for "*n*" tri-state buffers connected to wire, OL?
 - At least "n-1" buffer outputs must be Hi-Z
 - How many valid buffer output combinations exist ?
 - Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z. Also all buffers can be Hi-Z. So there are 2n + 1 valid combinations.


Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 3

Tri-State Logic Circuit

- Data Selection Function: If s = 0, $OL = IN_0$, else $OL = IN_1$
- Performing data selection with tri-state buffers:

S	EN ₁	EN ₀	IN ₁	IN ₀	OL
0	0	1	X	0	0
0	0	1	X	1	1
1	1	0	0	X	0
1	1	0	1	X	1



• Since $EN_0 = \overline{s}$ and $EN_1 = s$, one of the two buffer outputs is always Hi-Z.


Logic Functions using Tri-State Buffers

Implement AND gate using 3-State buffers and inverters

F(X,Y) = X,Y

- Use X as control input:
 - When X = 0, F = 0 regardless of the value of Y
 - When X = 1, F = Y

X٠





Chapter 2 - Part 3

F


19

Logic Functions using Tri-State Buffers


 Implement the following function using 3-State buffers and inverters: $F(w, x, y) = \overline{w}x + w\overline{y} + xy$ W Y

ß

- Use was control input:
 - When w = 0, F = x regardless of the value of Y
 - When w = 1
 - If $x = 0, F = \overline{y}$
 - If x = 1, F = 1




للغين الكبار



Chapter 2 - Part 3 20

Logic Functions using Tri-State Buffers



Chapter 2 - Part 3

Exclusive OR/ Exclusive NOR

- The eXclusive OR (XOR) function is an important Boolean function used extensively in logic circuits
- The XOR function may be:
 - implemented directly as an electronic circuit (truly a gate) or
 - implemented by interconnecting other gate types (used as a convenient representation)
- eXclusive NOR (XNOR) The function is the complement of the XOR function
- By our definition, XOR and XNOR gates are complex gates

Exclusive OR/ Exclusive NOR

- Uses for the XOR and XNORs gate include:
 - Adders/subtractors/multipliers
 - Counters/incrementers/decrementers
 - Parity generators/checkers
- Definitions
 - The XOR function is: $X \oplus Y = \overline{X}Y + X\overline{Y}$
 - The XNOR function is: $X \odot Y = \overline{X \oplus Y} = XY + \overline{X}\overline{Y}$
- Strictly speaking, XOR and XNOR gates *do no exist for more than two inputs*. Instead, they are replaced by odd and even functions

nd Computer Design Fundamentals, 4e Point® Slides I Pearson Education, Inc. $\overline{X} + \overline{X} \overline{y} = \overline{\overline{X}} \overline{\overline{Y}}, \quad \overline{X} \overline{\overline{y}}$ $(\overline{\overline{X}} + \overline{\overline{y}}) \cdot (\overline{\overline{X}} \overline{\overline{y}})$ $(\overline{X} + \overline{\overline{y}}) \cdot (\overline{\overline{X}} \overline{\overline{y}}')$ $\overline{X} \overline{\overline{X}} + \overline{\overline{X}} \overline{\overline{y}} + \overline{\overline{X}} \overline{\overline{y}} + \overline{\overline{y}} \overline{\overline{y}$

Chapter 2 - Part 3 23

00 0 1 01 1 0 1* 1 0


Proof: XNOR is the complement of XOR

- $\bullet \overline{X \oplus Y} = \overline{\overline{X}Y + X\overline{Y}} = \star \circ \mathsf{Y}$
- $\overline{X \oplus Y} = \overline{\overline{X}Y}.\overline{X\overline{Y}}$
- $\overline{X \oplus Y} = (X + \overline{Y})(\overline{X} + Y)$
- $\overline{X \oplus Y} = X\overline{X} + XY + \overline{X}\overline{Y} + Y\overline{Y}$
- $X \odot Y = \overline{X \oplus Y} = XY + \overline{X}\overline{Y}$


Scanned by CamScanner

Symbols For XOR and XNOR

- XOR symbol:
- XNOR symbol:



Shaped symbols exist only for two inputs




Truth Tables for XOR/XNOR

X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0

		and a memory of particular and the second state of the second state spectra of the second state of the sec
X	Y	$X \odot Y (X \equiv Y)$
0	0	1
0	1	0
1	0	0
1	1	1
	_	

- The XOR function means: XOR Y, but NOT BOTH
- Why is the XNOR function also known as the *equivalence* function, denoted by the operator ≡?
 - Because the function equals 1 if and only if X = Y

XOR Implementations



The XOR function can be extended to 3 or more variables. For more than 2 variables, it is called an <u>odd function</u> or <u>modulo 2 sum (Mod 2 sum)</u>, not an XOR:

 $X \oplus Y \oplus Z = \overline{X}\overline{Y}Z + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XYZ$ (Odd # of 1's)



| | | | 0 | ||| XNOR -> ev(n-> () XOR -> •))->()

The XNOR identities:


$X \odot 0 = \overline{X}$	$X \odot 1 = X$			
	$X \odot \overline{X} = 0$			
$X \odot X = 1 \qquad X \odot X = Y$ $X \odot Y = Y \odot X$				
$(X \odot Y) \odot Z = X \odot (Y \odot Z) = X \odot Y \odot Z$				
$(X \cup I) \cup L = X \cup (Z \cup Z)$				

- The XNOR function can be extended to 3 or more variables. For more than 2 variables, it is called an <u>even</u> <u>function</u>, not an XNOR:
 - $X \odot Y \odot Z = \overline{X}YZ + X\overline{Y}Z + XY\overline{Z} + \overline{X}\overline{Y}\overline{Z}$ (Even # of 1's)
- The even function is the complement of the odd function

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 3

Odd and Even Functions




Scanned by CamScanner

ogic and Computer Design Fundamentals, 4

Example: Odd Function Implementation

- Design a 3-input odd function $F = X \oplus Y \oplus Z$ with 2-input XOR gates
- Factoring, $\mathbf{F} = (\mathbf{X} \oplus \mathbf{Y}) \oplus \mathbf{Z}$
- The circuit:




Computer Design Fundamentals, 4e f[®] Slides arson Education, Inc.

Chapter 2 - Part 3 31


Example: Even Function Implementation

- Design 4-input even function F = W⊕X⊕Y⊕Z with 2-input XOR and XNOR gates
- Factoring, $F = (W \oplus X) \oplus (Y \oplus Z)$
- The circuit:



Combinational Circuits

- A combinational logic circuit has:
 - A set of *m* Boolean inputs,
 - A set of *n* Boolean outputs, and
 - *n* switching functions, each mapping the 2^m input combinations to an output such that the <u>current output</u> depends only on the current input values
 - A block diagram:



m Boolean Inputs ogic and Computer Design Fundamentals, owerPoint® Slides > 2008 Pearson Education, Inc.

n Boolean Outputs

Chapter 3 - Part 1

Design Procedure

Specification 1.

Write a specification for the circuit if one is not already available. What does the circuit do? Including names or symbols for inputs and

Formulation 2.

Derive a truth table or initial Boolean equations that define the required relationships between the inputs and outputs, if not in the specification

Optimization 3.

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using

1

Design Procedure

4. Technology Mapping

• Map the logic diagram to the implementation technology selected

5. Verification

• Verify the correctness of the final design *manually* or using *simulation*

ogic and Computer Design Fundamentals, 4e owerPoint® Slides 2008 Pearson Education, Inc.

Chapter 3 - Part 1 6

Design Example1

- Specification: Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F, such that F = 1 when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2)
 - This is called *majority function* (i.e. majority of inputs must be 1 for the function to be 1)
- Formulation:


er Design Fundamentate

O C	X	Y	Z	F
03	0	0	0	0
1 < 2	0	0	1	0
1 < 2	0	1	0	0
2 > 1	0	1	1	1
165	1	0	0	0
271	1	0	1	1
	1	1	0	1
	1	1	1	1
		1201-2012-01	In a minor contraction of	Construction of the Carl

Design Example1 Cont.


Optimization:

F(X,Y,Z) = XY + XZ + YZ



Technology Mapping:

Mapping with a library containing inverters, 2-input AND, 2-input OR



24 = 16

Logic and Computer Design Fundamentals, 4e PowerPoint® Stides © 2008 Pearson Education, Inc.

Chapter 3 - Part 1 8


astik-map WIO U

Design Example2

Specification: Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O₁, O₀), such that:


When $A = B$ and Both are even
When A < B
When $A > B$
When $A = B$ and Both are odd

Formulation:



		- here	
	$A(A_{I}A_{0})$	$B(B_1B_0)$	0(0,00)
	00	00	00
	00	01	01
	00	10	01
	00	11	01
	01	00	10
	01	01	11
	01	10	01
	01	11	01
	10	00	10
	10	01	10
	10	10	00
	10	11	01
- 21	11	00	10
	11	01	10
	11	10	10
l	11	11	11

Design Example2 Cont.



Design Example3

1. Specification

puter Design Fundamentals, 4e

¹⁰ Slides anson Education

- BCD to Excess-3 code converter
- Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- BCD input is labeled A, B, C, D
- Excess-3 output is labeled W, X, Y, Z

Chapter 3 - Part 1 11 Scanned by CamScanner

BX

C¥

Design Example3 Cont.

and the second		WXYZ	and the second of the second sec
2. Formulatio	n <u>ABCD</u>		- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2. Formulatio	0000	0011	
	0001	0100	
	0010	0101	
	0011	0110	
	0100	0111	
	0101	1000	_
	0110	1001	
	0111	1010	
	1000	1011	
	1001	1100	
	1010	XXXX	
Valid otio BCD	1011	XXXX	Poní Care
	1100	XXXX	Care
	1101	XXXX)r
	1110	XXXX	
rgic and Computer Design Fundamentals, 4e	- 1111	XXXX	
werPoint® Slides 2008 Pearson Education, Inc.			Chapter 3 - Part 1

Logic Powe © 200

Logi

12


Design Example3 Cont.

3. Optimization	W_{0} C C	
W = A + BC + BD		$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$X = \overline{B}D + \overline{B}C + B\overline{C}\overline{D}$	$A \begin{bmatrix} 12 & 13 & 15 & 14 \\ \hline X & X & X & X \\ 8 & 9 & 11 & 10 \\ 1 & 1 & X & X \end{bmatrix}$	$A \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$Y = \bar{C}\bar{D} + CD$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
$Z = \overline{D}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$Z \xrightarrow{\circ} 1$ $Z \xrightarrow{\circ} 2$
	$A \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
gic and Computer Design Fundamentals, 4e		

Design Example3 Cont.

4. Technology Mapping

Mapping with a library containing inverters, 2-input AND, 2-input OR




Computer Design Fundamentals, 4e I[®] Slides arson Education, Inc.

Chapter 3 - Part 1 14

Homework: BCD to 7-Segment

- Specification:
 - Inputs: (A, B, C, D) BCD code from 0000-to-1001
 - Outputs: (g, f, e, d, c, b, a)
- Formulation:
- Optimization:
 - How many K-maps?


ABCD	gfedcba
0000	0111111
0001	0000110
1001	
1001	1100111
1010	0000000
and forest of the	i en de
1111	0000000



nd Computer Design Functionerstate

Technology Mapping

- Mapping Procedures
 - To NAND gates
 - To NOR gates



Chapter 3 - Part 1

Mapping to NAND gates

Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and *n*-input NAND gates, n = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:


- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

NAND Mapping Algorithm


1. Replace ANDs and ORs:



- 2. Repeat the following pair of actions until there is at most one inverter between :
 - a. A circuit input or driving NAND gate output, and
 - b. The attached NAND gate inputs.



NAND Mapping Example



Scanned by CamScanner

18

Mapping to NOR gates

Assumptions:


- · Gate loading and delay are ignored
- Cell library contains an inverter and *n*-input NOR gates, *n* = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available
- The mapping is accomplished by:
 - Replacing AND and OR symbols,
 - Pushing inverters through circuit fan-out points, and
 - Canceling inverter pairs

Logic and Computer Design Fundamentals, 4 PowerPoint® Slides © 2008 Pearson Education, Inc.


Chapter 3 - Part 1


NOR Mapping Algorithm

1. Replace ANDs and ORs:



- 2. Repeat the following pair of actions until there is at most one inverter between :
 - a. A circuit input or driving NAND gate output, and
 - b. The attached NAND gate inputs.





and Computer Design Fundamentals, 4e Point[®] Slides I Pearson Education, Inc.

Chapter 3 - Part 1 22

Overview

Part 2 – Combinational	l Logic	
 Functions and functional 	blocks	
 Rudimentary logic function 		
 Decoding using Decoders 	•	• , 1
 Implementing Combination Decoders 	ational Functions	with
 Encoding using Encoders 	•	
 Selecting using Multiplex 	kers	
 Implementing Combination Multiplexers 	ational Functions	with

c and Computer Design Fundamentals, 4a Point[®] Slides 2008 Pearson Education, Inc.


Chapter 3 3

Functions and Functional Blocks

- The functions considered are those found to be very useful in design
- Corresponding to each of the functions is combinational circuit implementation a called functional block a

 In the past, functional blocks were packaged as small-scale-integrated (SSI), medium-scale integrated (MSI), and large-scale-integrated (LSI) circuits

Today, they are often simply implemented within a very-large-scale-integrated (VLSI) circuit



Enabling Function

- Enabling permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be
 The value of three-state buffers and trans The value on the estate buffers and transmission Hi-Z (as for three-state buffers $x = \frac{x + x + y}{x + y}$ gates), 0, or 1 When disabled, 0 output F • When disabled, 1 output (a) EN

- Decoding: the conversion of an *n-bit* input code to an *m-bit* output code with n ≤ m ≤ 2ⁿ such that each valid code word produces a unique output code
- Circuits that perform decoding are called *decoders*
- Functional blocks for decoding are
 - called *n-to-m line decoders*, where $m \le 2^n$, and
 - generate 2^n (or fewer) minterms for the *n* input variables

c and Computer Design Fundamentals, 44 erPoint® Slides XX8 Pearson Education, Inc.

Decoding


Upde -

Chapter 3


1-to-2 Line Decoder

- When the decimal value of A equals the subscript of D_i, that D_i will be 1 and all others will be 0's
- Only one output is active at a time

 $D_0 = \widetilde{A}_0$ $D_1 = A_0$



 Decoders are used to control multiple circuits by enabling only one of them at a time



Decoder Expansion - Example 1

- 3-to-8-line decoder
 - k = n = 3
 - We need $2^{3}(8)$ 2-input AND gates driven as follows:
 - *k* is odd, so split to:
 - 2-to-4-line decoder
 - 1-to-2-line decoder
 - 2-to-4-line decoder $\rightarrow k = n = 2$
 - We need 2²(4) 2-input AND gates driven as follows:
 - *k* is even, so split to:
 - Two 1-to-2-line decoder

See next slide for result

ion Fundamentals, 4a


Logic and Computer De


PowerPoint® Slides © 2008 Pearson Education. Inc.

As

Chapter 3 11

Decoder Expansion - Example 1





Logic and Computer Design Fundamentals, PowerPoint® Slides © 2008 Pearson Education, Inc. (19)

Scanned by CamScanner

 $D_{63} = A_5 A_4 A_3 A_2 A_1 A_0$

Decoder Expansion - Example 3

7-to-128-line decoder


- k = n = 7
- We need 2⁷(128) 2-input AND gates driven as follows:
- k is odd, so split to:
 - 4-to-16-line decoder
 - 3-to-8-line decoder
- 4-to-16-line decoder
 - k = n = 4
 - We need 2⁴(16) 2-input AND gates driven as follows:
 - k is even, so split to:
 - Two 2-to-4-line decoders
- Complete using known 3-8 and 2-to-4 line decoders
- $GN = 128 \times 2 + 16 \times 2 + 8 \times 2 + 12 \times 2 + 7 = 335$
- Compare to straight forward design with GN cost of 903


ogic and Computer Design Fundamentals, 4e twerPoint® Slides 2008 Pearson Education, Inc.


Chapter 3 15

Building Larger Decoders

- Method_1: Decoder Expansion
- Method_2: Using Small Decoders with Enable input
- Example: 1-to-2 line decoder with enable
 - In general, attach *m-enabling* circuits to the outputs
 - See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent two binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 2 outputs









2-to-4 Line Decoder with Enable


- Attach *4-enabling* circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4



2-to-4 Decoder using 1-to-2 Decoders and Inverters



3-to-8 Decoder using 2-to-4 Decoders and Inverters



- Decoder and OR Gates

- Implement *m* functions of *n* variables with:
 - Sum-of-minterms expressions
 - One *n*-to-2^{*n*}-line decoder

 - For each function, the OR gate has k inputs, where k is the number of minter of minterms in the function
- Approach 1: لازم رعون الرامهماتاع إلا مح (من Dec
 - Find the truth table for the functions
 - OR Make a connection to the corresponding corresponding decoder output wherever a 1 appears in the truth F(A,B)= E113 table

للتاكد

F

1 0

AB 00 01

10

Approach 2


• Find the minterms for each output function

OR the minterms together Point® Slides 008 Pearson Education, In

Example1

- Implement function f using decoder and OR gate: $f(x, y, z) = x\overline{z} + \overline{x}y$
- n = 3 variables \rightarrow 3-to-8 decoder
- One function \rightarrow One OR gate
- Solution: Convert f to SOM format
 - $f = x\overline{z}(y + \overline{y}) + \overline{x}y(z + \overline{z}) = xy\overline{z} + x\overline{y}\overline{z} + \overline{x}yz + \overline{x}y\overline{z}$ • $f(x, y, z) = \sum_{m} (2, 3, 4, 6) \rightarrow 4$ -input OR gate ρ_3

Decoder is a Minterm Generator



from

p.

P> Chapter 3

A

Aa

A

B.

the

ALAO = DO

21


and Computer Design Fundamentals, 4a




Implement function f using decoder and OR gate:

$$F(w, x, y, z) = \sum_{m} (0, 4, 8, 11, 12, 14, 15)$$

- n = 4 variables \rightarrow 4-to-16 decoder
- One function with 7 minterms → One 7-input OR gate




- Implement functions C and S using decoder and OR gates:
- n = 3 variables \rightarrow *3-to-8 decoder*
- Two function → Two OR gates
- Solution:
 - $C = \sum_{m}(3,5,6,7) \rightarrow 4$ -input OR gate
 - $S = \sum_{m} (1,2,4,7) \rightarrow 4$ -input OR gate



X	Y	Ζ	С	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Chapter 3 24 Scanned by CamScanner

c and Computer Design Fundame




Example5


- Implement function F using 3-to-8 decoder, AND gate and inverters: $F(A, B, C) = \sum_{m} (1,3,5,7)$
- Solution with 5 inverters:

Solution with 4 inverters:

rundamontals, 48

• $F(A, B, C) = \prod_{M} (0, 2, 4, 6)$





Encoding

2 tol Encoder rol

• Encoding: the opposite of decoding - the conversion of an *m*-bit input code to a *n*-bit output code with $n \le m \le 2^n$ such that each valid code word produces a unique output code

2

92 1


A1 0

- Circuits that perform encoding are called *encoders*
- An encoder has 2ⁿ (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears


Logic and Computer Design Fundamentals, 4e PowerPoint[®] Sildes © 2008 Pearson Education, Inc.

Chapter 3 27

2-to-1 Encoder & 4-to-2 Encoder



8-to-3 Encoder (Octai-to-Di



ogic and Computer Design Fundam owerPoint[®] Slides 2008 Pearson Education, Inc.

5023 556789

Decimal-to-BCD Encoder

- **Inputs:** 10 bits corresponding to decimal digits 0 •• through 9, $(D_0, ..., D_9)$ 04 A3 = D8 + D9
 - Outputs: 4 bits with BCD codes (A_3, A_2, A_1, A_0)
 - *Function:* If input bit D_i is a 1, then the output is the BCD code for i
 - The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly

Decimal-to-BCD Encoder Cont.

• Input D_i is a term in equation A_i if bit A_j is 1 in the binary value for i

Equations:

 $A_3 = D_8 + D_9$ $A_2 = D_4 + D_5 + D_6 + D_7$ $A_1 = D_2 + D_3 + D_6 + D_7$ $A_0 = D_1 + D_3 + D_5 + D_7 + D_9$

- What happens if two inputs are high simultaneously?
 - For example if D_3 and D_6 are high, then the output is 0111 which indicates that only D_7 is high ???
 - Solution: Establish input priority

and Computer Design Fundamentals, 4a Point[®] Slides arson Education, Inc

Chapter 3 31

Priority Encoder

- If more than one input value is 1, then the encoder just designed does not work
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a *priority encoder*
- Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position



بحمل المولم • High priority encoder: gives priority for the input whose value is 1 and has the highest subscript




low priority encoder: gives priority for the input whose value is 1 and has the lowest subscript

- If all inputs are 0's, what happens?
 - Define an output (V) to encode whether the input is valid or not
- When all inputs are 0's, V is set to 0 indicating that the input is invalid, otherwise V is set to 1 Slides Fundamentals, 4e n Education, Inc

Scanned by CamScanner


High

100



$$V = D_3 + D_2 + D_1 + D_0$$

(b)



Logic and Computer Design Fundamentals, 44

4

8

0

1

1

Х

(a)

Х

Х

Х

Х

1

1

0

1

1

1

• Priority encoder with 5 inputs $(D_4, D_3, D_2, D_1, D_0)$ - highest priority to most significant 1 present - Code outputs A_2 , A_1 , A_0 and V where V indicates at least one 1 present

No. of Min-	۰ 7 .]	Inputs	6			Out	puts	a 2
terms/Row	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀	V
1	0	0	0	0	0	X	X	X	0
1	0	0	0	0	1	0	0	0	1
2	0	0	0	1	X	0	0	1	1
4	0	0	1	X	X	0	1	0	1
8	0	1	X	X	X	0	1	1	1
16	1	X	X	X	X	1	0	0	1

• X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

nd Computer Design Fundamentals, 4e Point[®] Slides I Pearson Education, Inc.

Chapter 3 35

5-input Priority Encoder Cont.

 Could use a K-map to get equations, but can be read directly from table and manually optimized if careful:

 $A_2 = D_4$

 $A_1 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 D_2 = \overline{D}_4 (D_3 + D_2)$ $A_1 = \overline{D}_4 D_3 + \overline{D}_4 D_2$

 $\mathbf{A}_0 = \overline{\mathbf{D}}_4 \mathbf{D}_3 + \overline{\mathbf{D}}_4 \overline{\mathbf{D}}_3 \overline{\mathbf{D}}_2 \mathbf{D}_1 = \overline{\mathbf{D}}_4 (\mathbf{D}_3 + \overline{\mathbf{D}}_2 \mathbf{D}_1)$ $\mathbf{A}_0 = \overline{\mathbf{D}}_4 \mathbf{D}_3 + \overline{\mathbf{D}}_4 \overline{\mathbf{D}}_2 \mathbf{D}_1$

$$\mathbf{V} = \mathbf{D}_4 + \mathbf{D}_3 + \mathbf{D}_2 + \mathbf{D}_1 + \mathbf{D}_0$$

werPoint® Slides


- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - A set of information inputs from which the selection is made
 - A single output
 - A set of control lines for making the selection
- Logic circuits that perform selecting are called multiplexers
- Selecting can also be done by three-state logic

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides D 2008 Pearson Education, Inc.


Chapter 3 37

Multiplexers (MUX) (Data Selectors)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has <u>*n* control inputs</u> (S_{n-1}, \ldots, S_0) called *selection inputs*, <u>2ⁿ information inputs</u> (I_{2^n-1}, \ldots, S_0) I_0 , and <u>one output Y</u>
- A multiplexer can be designed to have m information inputs with $\underline{m < 2^n}$ as well as n selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires



2-to-1-Line MUX



Note the regions of the multiplexer circuit shown:

8 to 1 23 to 1


one

8 Zinput AND

8 input OR gate

- 1-to-2-line Decoder
- 2 Enabling circuits
- 2-input OR gate
- In general, for an 2ⁿ-to-1-line multiplexer:
 3 6 8 decoder
 - * n-to-2ⁿ-line decoder
 - * 2ⁿ 2-input AND gate
 - One 2ⁿ-input OR gate

4-to-1-Line MUA



• $S_1S_0 = 00$ selects input I_0


Since 4 = 2², n = 2

There are two selection

variables (S₁S₀) and

they have four values:

- $S_1S_0 = 01$ selects input I_1
- $S_1S_0 = 10$ selects input I_2
- $S_1S_0 = 11$ selects input I_3
- The equation: $Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$





Logic and Computer Design Fundamentals, 4 PowerPoint[®] Slides © 2009 Pearson Education, Inc.

Chapter 3 41

4-to-1-line MUX Cont.

- 2-to-4-line decoder
- 4 2-input AND gates
- 4-input OR gate







Homework


erson Education, Inc.

- Implement 8-to-1-Line MUX and 64-to-1 26 601 **MUX:**
 - How many select lines are needed? 6
 - Decoder size? 6 60 64
 - How many 2-input AND gates are needed? ⁶
 - What is the size of the OR gate? 6 \sim




Multiplexer Width Expansion






Other Selection Implementations



Building Large MUXes from Smaller Ones



Homework

- Build an 8-to-1 MUX using:
 - Two 4-to-1 MUX and one 2-to-1 MUX
 - One 4-to-1 MUX and multiple 2-to-1 MUXes
 - Only 2-to-1 MUXes (How many MUXes are need?)

- Multiplexer Approach I
- Implement *m* functions of *n* variables with:
 - Sum-of-minterms expressions
 - An *m*-wide 2^{*n*}-to-1-line multiplexer
- Design:
 - Find the truth table for the functions
 - In the order they appear in the truth table:
 - Apply the <u>function input variables</u> to the multiplexer <u>select</u> <u>inputs S_{n - 1}, ... , S₀</u>
 - Label the outputs of the multiplexer with the output variables

0 = IoSiSo + ESiSo + ErSiSo + IISiSo

 $\omega = F$

I xy + I, xy + Ir xy + Ex xy

1,

 Value-fix the information inputs to the multiplexer using the values from the truth table (for don't $f(x_1y) = xy + \overline{x}\overline{y}$ cares, apply either 0 or 1)


Logic and Computer Design Fundam PowerPoint® Slides © 2009 Pearson Education, Inc.

Example1

Implement the following function using a single MUX based on Approach1 : $F(x, y, z) = \sum_{m} (0, 5, 7)$

010

- Solution:
 - Single function \rightarrow m = 1
 - 3 variables \rightarrow n = 3 \rightarrow 8-to-1 MUX
 - Fill the truth table of F



x	у	Z	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
<u> </u>	1	0	0
1	1	1	1


Chapter 3 49

و بذ جل (معله ال 2 له 2 مو بذ جل (معله ال 2 له 2 مو بز جل (معله ال علم ال علم ال

Example2: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right

Gray Code ABC	Binary Code XYZ
000	000
001	001
011	010
010	011
110	100
111	101
101	110
100	111





STYX (

A


BC

Chapter 3 51

Gray to Binary Code Cont.

- تِسِنَا ال علمان . Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that X = A.
 However, Y and Z are more complex
- Two functions (Y and Z) \rightarrow m = 2
- 3 variables (A, B, and C) \rightarrow n = 3
- Functions Y and Z can be implemented using a <u>dual</u> 8-to-1-line multiplexer by:
 - connecting A, B, and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

Gray Code ABC	Binary Code XYZ
000	000
001	001
010	011
011	010
100	111
101	110
110	100
111	101



Logic and Computer Design Func Point® Slide © 2008 Pearson Education, Inc.

Chapter 3 53

Combinational Logic Implementation - Multiplexer Approach 2

Implement any *m* functions of *n* variables by using: F (AIB) = E1,3

- An m-wide 2⁽ⁿ⁻¹⁾-to-1-line multiplexer
- A single inverter if needed
- Design:

00

X X

010


- Find the truth table for the functions
- Based on the values of the most significant (n-1) variables, separate the truth table rows into pairs
- For each pair and output, define a rudimentary function of the least significant variable $(0, 1, X, \overline{X})$
- Connect the most significant (n-1) variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
- Use the inverter to generate the rudimentary function \overline{X}

Example1

 Implement the following function using a single MUX and an inverter (if needed) based on Approach2 :

$$F(A, B, C, D) = \sum_{m} (1, 3, 4, 10, 13, 14, 15)$$

- Solution:
 - Single function $\rightarrow m = 1$
 - 4 variables \rightarrow n = 4 \rightarrow 8-to-1 MUX
 - Fill the truth table of F




				2.0	Press Total
A	В	С	D	F	
0	0	Ō	0	0	
0	0	0	1	1	F = D
0	Ō	ī	0	0	
0	0	<u>1</u>	1	1	F = D
0	<u> </u>	0	0	1	
0	1	0	1	0	$F = \overline{D}$
0	1	Ĩ	0	0	
0	1	<u> </u>	1	0	F=0
1	0	Ō	0	0	
1	0	0	1	0	F=0
1	0	1	0	1	
1	0	<u>1</u>	1	0	$F = \overline{D}$
-1	I	0	0	0	E D
1	1	0	1	1	F = D
-1	<u> </u>	I	0	1	F = 1
1	1	1	1	1	r = 1
					An a series

Chapter 3 55

Example2: Gray to Binary Code

Gray Code ABC	Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z
000	000	Y = 0	7
001	001	I = 0	Z = C
010	011	Y = 1	$Z = \overline{C}$
011	010		$\mathbf{Z} = \mathbf{C}$
100	111	Y = 1	$Z = \overline{C}$
101	110		$\mathbf{Z} = \mathbf{C}$
110	100	$\mathbf{V} = 0$	
111	101	Y = 0	Z = C



• Note that Approach2 reduces the cost by almost half compared to Approach1

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 3 57

Demultiplexer (DMUX)

- Opposite of multiplexer
- Receives one input and directs it to one from 2^n outputs based on n-select lines $\frac{2}{6} + \frac{7}{4} + \frac{7}{4}$

X

 $Q_0 = \overline{SI}$ $Q_1 = SI$

S

1

Example: 1-to-2 DMUX

$$I \longrightarrow \boxed{\begin{array}{c} 1 - \text{to} - 2 \\ \text{DMUX} \end{array}} \xrightarrow{Q_0} Q_1 \\ \uparrow \\ S \end{array}$$

S
 I


$$Q_1$$
 Q_0


 0
 0
 0
 0

 0
 1
 0
 1


 1
 0
 0
 0

 1
 1
 1
 0





Block Diagram of an Iterative Array



- Example: n = 32
 - Number of inputs = 32*2 + 1 + 1 = 66
 - Truth table rows = 2^{66}
 - Equations with up to 66 input variables
 - Equations with huge number of terms
 - Design impractical!
- Iterative array takes advantage of the regularity to make design feasible

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

HA

R

Chapter 4 5

Functional Blocks: Addition

Binary addition used frequently

- Addition Development:
- Half-Adder (HA): a 2-input bit-wise addition functional block
 - Full-Adder (FA): a 3-input bit-wise addition
 - Ripple Carry Adder: an iterative array to perform vector binary addition

Functior	al Block:		-Add	er	9 min	
• A 2-input, computation	1-bit width binary s:	adder	that perf	forms the	following	g
00-1	X	0 را	0	1	1	
	+ Y	+0	+1	+0	+1	
	C S	00	01	01	10	
		00		6.5	. sta	4)

- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a sum bit (S) and a carry bit (C)
- The half adder can be specified as a truth table for S and C ⇒

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides 0 2008 Pearson Education, Inc.

 $\mathbf{C} = \mathbf{X} \cdot \mathbf{Y}$

Chapter 4 7

Logic Simplification and Implementation: Half-Adder

• The K-Map for S, C is: $but y = x \cdot \overline{y} + \overline{x} \cdot Y = x \oplus Y$ $S = X \cdot \overline{Y} + \overline{X} \cdot Y = X \oplus Y$

 $\begin{array}{c|cccc} S & Y & C & Y \\ \hline 0 & 1_1 & & 0 & 1 \\ \hline X & 1_2 & 3 & X & 2 & 1_3 \end{array}$

X Y

0

0

1

1

0

1

0

1

C

0

0

0

1

S


0

1


1


0

The most common half adder implementation is:



Functional Block: Full-Adder





Binary Adders


- To add multiple operands, we "bundle" logical signals together into vectors and use functional blocks that operate on the vectors
- Example: 4-bit ripple carry adder adds input vectors
 A(3:0) and B(3:0) to get
 a sum vector S(3:0)
- Note: carry-out of *cell i* becomes carry-in of *cell i + 1*

Description	Subscript 3210	Name
Carry In	0110	C _i
Augend	1011	A _i
Addend	0011	B _i
Sum	1110	S _i
Carry out	0011	C _{i+1}

C1 C1 C0 A3A1A1 A0 B3B2B1 B0 S3 52 51 50

4-bit Ripple-Carry Binary Adder

 A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 4 1

Homework

Design a 4-bit ripple-carry adder using HA's only?

Unsigned Subtraction

When we subtract one bit from another, two bits are produced: *difference bit (D)* and *borrow bit (B)*

X	⁰ 0	1 ₀	⁰ 1	01
<u> </u>	<u> </u>	-1	- 0	-1
B D	00	11	01	00

Algorithm:

- Subtract the *subtrahend (N)* from the *minuend (M)*
- If <u>no end borrow occurs</u>, then $M \ge N$ and the result is a non-negative number and correct
- If <u>an end borrow occurs</u>, then $N \ge M$ and the difference $(M N + 2^n)$ is subtracted from 2^n , and a minus sign is appended to the result

gicand Computer Design Fundamentals, 4e werPoint[®] Slides 2008 Pearson Education, Inc.

Chapter 4 15

ú

15


Unsigned Subtraction

	Examples:
--	-----------

$\begin{array}{cccc} 0 & & & 1 \\ 1001 & & 0100 \\ - & 0111 & & - & 0111 \\ 0010 & 2^{\circ} - & (& 1101 \\ \end{array}$	1	0	1
	10011	10010110	01100100
	- <u>11110</u>	- <u>01100100</u>	- <u>10010110</u>
	10101	00110010	11001110
2^{\prime} comp. 2^{\prime} : 10000	100000		100000000
- 10000	- <u>10101</u>		- <u>11001110</u>
(-) 0011	(-) 01011		(-) 00110010

Unsigned Subtraction (continued)

- The subtraction, $2^n D$, is taking the *2's complement of D*
- To do both unsigned addition and unsigned subtraction requires:



(100) 8-1) - (43) 8

- (43)8

- Goal: Shared simpler logic for both addition and subtraction
- Introduce complements as an approach

Selective 2's complementer Complement 0 Subtract/Add Quadruple 2-to-1 multiplexer 1 0 ┟╁╁┧ Result Chapter 4 17 49 5=0 S=1 Sab (82-1) - (43)8 238

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

```
Complements (100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
(100) 3-
```

For a number system with radix (r), there are two complements:

	ompi	cincints.	
Diminished Radix Complement	S	15 Comp	
$(r^{9}-1) = 0$ = Famously known as $(r-1)$'s complement $(15^{2}-1) = 65$ = Examples:	10	95 Comp	
$(15^{2}-1) - 65$ • Examples:	8	75 Comp 155 Comp	
99 -65= 39 • 1's complement for radix 2	16	15's Comp	
· O's some longert for use l' 10		1.0	
$(2^{2}-1) - (1 \times 1)^{2} = \text{For a number (N) with n-digits, the diminished r}$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$ $(111)_{2} - (1 \times 1)_{2} = 0 \times 1$	adix o	complement is defined	as:
• Radix Complement			
 Famously known as <i>r's complement</i> for radix r 			
Examples:			
 2's complement in binary 10's complement in decimal 			
 For a number (N) with n-digits, r's complement i 	is defi	ned as.	
• $r^n - N$, when $N \neq 0$		- 40.	
$- \alpha = \lambda I - \alpha$		Commentation Comment	

If N is a number of n-digits with radix (r), then If N is a number of N = $(r-1)(r-1)(r-1)\dots(r-1)$ N + (r-1)'s complement of N = $(r-1)(r-1)(r-1)\dots(r-1)$ n-digits . The (r-1)'s complement can be computed by subtracting each digit from (r-1)• Example: Find 1's complement of $(1011)_2$ ((n 1) - (loll) 1111 - loll - 0100 • r = 2, n = 4• Answer is $(2^4 - 1) - (1011)_2 = (0100)_2$ • Notice that $(1011)_2 + (0100)_2 = (1111)_2$ which is (2-1)(2-1)(2-1)(2-1)4-digits Example: Find 9's complement of $(45)_{10}$ 99-45-54 • r = 10, n = 2• Answer is $(10^2 - 1) - (45)_{10} = (54)_{10}$ • Notice that $(45)_{10} + (54)_{10} = (99)_{10}$ which is $(10-1)(10-1)_{10}$ 2-digits Example: Find 7's complement of (671)₈ • r = 8, n = 3• Answer is $(8^3 - 1) - (671)_8 = (106)_8$ Notice that $(671)_8 + (106)_8 = (777)_8$ which is $(8-1)(8-1)(8-1)_3$ -digits Chapter 4 19

lojc and Computer Design Fundamentals, 4e MerRolm[®] Slides 02008 Pearson Education, Inc.

Binary 1's Complement

 For r = 2, N = 01110011₂, n = 8 (8 digits): (rⁿ - 1) = 256 -1 = 255₁₀ or 1111111₂

 The 1's complement of 01110011₂ is then:

 1111111
 01110011
 Bit We way JL Bit We way and since 1 - 0 = 1 and 1 - 1 = 0, the one's complement is obtained by complementing each individual bit (bitwise NOT)

Radix Complement

- For number N with n-digit and radix (r):
 - If $N \neq 0$, r's complement of $N = r^n N$
 - r's complement = (r-1)'s complement + 1
 - If N = 0, r's complement of N = 0
- Example: Find <u>10</u>'s complement of (92)₁₀
 - r = 10, n = <u>2</u> خانتين
 - Answer is $10^2 (92)_{10} = (8)_{10}$
 - Notice that 9's complement of $(92)_{10}$ is $(7)_{10}$ 10's complement = 9's complement + 1
- Example: Find 16's complement of (3AE7)₁₆
 - r = 16, n = 4
 - Answer is $16^4 (3AE7)_{16} = (10000)_{16} (3AE7)_{16} = (C519)_{16}$
 - 15's complement = $(C518)_{16} \rightarrow 16$'s complement = $(C518)_{16} + 1 = (C519)_{16}$

Logic and Computer Design Fundamentals, 4e PowerPoint[®] Slides © 2008 Pearson Education, Inc.

Chapter 4 21

4 FOR FIO

3AE 7.

[C519]16

Binary 2's Complement

- For r = 2, $N = 01110011_2$, n = 8 (8 digits), we have:
 - $(r^n) = 256_{10} \text{ or } 10000000_2$
- The 2's complement of 01110011 is then:

بعش _عین ط الآتی اول واحد بنزنه و بحک الع مده مجالاطار ادا قبل بنزلیم

100000000 - <u>01110011</u> 10001101 101100 E

- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware
- Remember the 2's complement of (000..00)₂ is (000..00)₂
- Complement of a complement restores the number to its original value:
 - The Complement of complement $N = 2^{n} (2^{n} N) = N$


Given: an *n*-bit binary number, beginning at the least significant bit and proceeding upward:

- . Copy all least significant 0's
- . Copy the first 1
- . Complement all bits thereafter
- 2's Complement Example: 10010100
 - Copy underlined bits:

100

and complement bits to the left:

01101100



- For n-digit, <u>unsigned</u> numbers M and N, find M N in base 2:
 - Add the 2's complement of the subtrahend N to the minuend M: R-D 000

• $M - N \implies M + (2^n - N) = M - N + 2^n$

- Compl. K 0 11 • If $M \ge N$, the sum produces end carry 2^n which is discarded; and from above, M – N remains
- If M < N, the sum does not produce end carry, and from above, is equal to $2^n - (N - M)$ which is the 2's complement of (N – M)
- To obtain the result -(N M), take the 2's complement of the sum and place a "-" to its left

Scanned by CamScanner

M-N-

M+(-N) M+2'S N

N=101

000

101

5-3-5+(-3)

5 +7

= [12]

■ Find 01010100₂ - 01000011₂

Image: O1010100 Image: O1010100 Image: O1000011 2's comp Image: O1000011 2's comp Image: O1000011 2's comp Image: O1000011 00010001

 The carry of 1 indicates that no correction of the result is required


Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Péarson Education, Inc.

Chapter 4 25

Unsigned 2's Complement Subtraction Example: (M < N)

- Find $01000011_2 01010100_2$
- The carry of 0 indicates that a correction of the result is required

• Result = -(00010001)



Signed Integers

- Positive numbers and zero can be represented by unsigned n-digit, radix r numbers. We need a representation for negative numbers
- To represent a sign (+ or -) we need exactly one more bit of information (1 binary digit gives 2¹ = 2 elements which is exactly what is needed).
- Since computers use binary numbers, by convention, the most significant bit is interpreted as a sign bit.

 $\mathbf{s} \mathbf{a}_{n-2} \dots \mathbf{a}_2 \mathbf{a}_1 \mathbf{a}_0$

where:

s = 0 for Positive numbers

s = 1 for Negative numbers

and $a_i = 0$ or 1 represent the magnitude in some form