

(+5) (000101)
 6 bit
 -5
 111011

(-5)
 00101


d. Given that N is 6-bit signed number with value $(11010)_2$. What would be the binary value of $(-N)$ for each of the following signed number representations?

- I. Sign-magnitude $-N = (100101)_2$
- II. 1's complement $-N = (111010)_2$
- III. 2's complement $-N = (111011)_2$

0


e. Given the following full adder cell, if $C_{in} = 0$ and $C_{out} = 1$, then the values of A and B are:

A = A
 B = B



X 0

Problem 2. Show that the following circuit implements a 2-input XNOR gate. (2 points)




$x \odot y = xy + \bar{x}\bar{y}$

2

$x \odot y = \bar{y}$

$x \odot \bar{y} = \overline{x \odot y} = x \odot y \neq$


Problem 3. Based on the following logic diagram, fill the truth table for function $F(X, Y, Z)$. (2 points)







| X | Y | Z | F |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | |
| 0 | 1 | 0 | |
| 0 | 1 | 1 | |
| 1 | 0 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | |
| 1 | 1 | 1 | |

D₁ D₀ / A
 0000
 0010
 0100
 0110
 1000
 1010
 1100
 1110

Problem 4. It is required to design a logic circuit whose input is a value between 0 and 7 and outputs the result of the integer division between the input value and 3. For example, if input is 7, then the output is 2 and when the input is 3, then the output is 1. Draw and fill the truth table of the circuit. Don't derive the expression(s) for the output(s). (4 points)



Problem 5. Transform the following logic diagram such that it includes NAND gates only. (2 points)



3

Problem 6. Design the combinational logic circuit of function $F(X,Y)$ using the given 3-to-8 line decoder with enable and the AND gate. You can add any number of inverters. (3 points)


$2^2=4$
 $F(X,Y) = \sum_m (0,3)$

Hint: You must label all decoder inputs clearly.


$\Pi M(1,2)$

n lines
 $A_2 A_1 A_0$


| | | |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |
| 1 | 1 | 1 |





Problem 7. Design a 1-to-4 demultiplexer using only 1-to-2 demultiplexers. You must label all inputs and outputs clearly. (2 points)



| D_3 | D_2 | D_1 | D_0 | A |
|-------|-------|-------|-------|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |



Problem 8. Given the following 8-bit adder/subtractor, answer the two questions below: (3 points)



I. Assume that inputs A and B are unsigned numbers set to the following values: $A = (10101101)_2$ and $B = (00111111)_2$. The $\overline{Add/Sub}$ control is set to 0. Accordingly, compute the sum bits $S[7:0]$ and determine if there is an overflow or not.

$S_7S_6S_5S_4S_3S_2S_1S_0 =$ 11101100

Is there an overflow? No
no carry

Handwritten calculations:
 $16 \times 8 = 128$
 $8 \times 8 = 64$
 $2 \times 8 = 16$
 $1 \times 8 = 8$
 $128 + 64 + 16 + 8 = 216$

II. Assume that inputs A and B are signed numbers in 2's complement format set to the following values: $A = (01011001)_2$ and $B = (11001011)_2$. Use the 8-bit adder/subtractor above to compute $A - B$ and specify the value of sum bits $S[7:0]$ and determine if there is an overflow or not.


$S_7S_6S_5S_4S_3S_2S_1S_0 =$ 10001101

Is there an overflow? yes

Handwritten binary subtraction:
 01011001
 $- 11001011$
 10001101
 carry = 0
 borrow = 1

Problem 9. Use only the four half adders given below to produce the 8-bit unsigned number N, such that: $N = M \times (1001)_2$. Notice that M is a 4-bit unsigned number. (2 points)

Hint: You must show clearly all connections and labeling. Keep in mind that M consists of four bits $M_3M_2M_1M_0$ and N consists of eight bits $N_7N_6N_5N_4N_3N_2N_1N_0$.



Problem 10. Assume X and Y are 3-bit signed 2's complement numbers. Using only the following 3-bit and 2-bit ripple carry adders and any number of XOR gates, design a circuit that outputs a 4-bit signed 2's complement number Z such that:

(3 points)

0.25 ~~XXXXXXXXXX~~

$$Z = X + |Y|$$

$$\text{where } |Y| = \begin{cases} Y, & \text{when } Y \geq 0 \\ -Y, & \text{when } Y < 0 \end{cases}$$

Hint: You must show clearly all connections and labeling. Keep in mind that each of X and Y consists of three bits $X_2X_1X_0$, $Y_2Y_1Y_0$. On the other hand, Z consists of four bits $Z_3Z_2Z_1Z_0$.

