

► POWER UNIT



DIGITAL LOGIC
WALEED DWEIK



 Power Unit - ju



<http://powerunit-ju.com>

DIGITAL & COMPUTER SYSTEMS - Digital System

- Takes a set of discrete information inputs and discrete internal information (system state) and generates a set of discrete information outputs.
المنفصلة منفصلة
مدخلات مدخلات
محضان (متغيرات)
حالة النظام تعيين على
الصادرات.
- Digits (Latin word for fingers) : Discrete numeric elements
- Logic : Circuits that operate on a set of two elements with values 0 (False), 1 (True)
- Computers are digital logic circuits




Types of Digital Systems

- No state present لا ي Possess any state.
 - Combinational Logic System
 - Output = Function(Input) (no difference)
That's why:
- State present ي Possess state.
 - Synchronous Sequential System: State updated at discrete times (تغير الحالة في وقته محدد ، كل فترة محددة).
 - Asynchronous Sequential System: State updated at any time (تغير الحالة في أي وقت) (عشوائي).
 - State = Function (State, Input)
 - Output = Function (State) or Function (State, Input)

Moore


Mealy

Signal Examples Over Time



Digital System Example

A Digital Counter (e. g., odometer): العدّاد الرقمي.



Inputs: Count Up, Reset
Outputs: Visual Display
State: "Value" of stored digits

Synchronous or Asynchronous?

* صنّع عداد المسافة اعتماداً على مقدار سرعة السيارة.

And Beyond – Embedded Systems

- Computers as integral parts of other products
- Examples of embedded computers
 - Microcomputers
 - Microcontrollers
 - Digital signal processors
- Examples of embedded systems applications

Cell phones	Dishwashers
Automobiles	Flat Panel TVs
Video games	Global Positioning Systems
Copiers	


INFORMATION REPRESENTATION - Signals

- Information variables represented by physical quantities.
- For digital systems, the variables take on discrete values.
- Two level, or binary values are the most prevalent values in digital systems.
 - Binary systems have higher immunity to noise.
- *imp ■ Binary values are represented abstractly by:
 - 1. digits 0 and 1
 - 2. words (symbols) False (F) and True (T)
 - 3. words (symbols) Low (L) and High (H)
 - 4. and words On and Off.
- Binary values are represented by values or ranges of values of physical quantities.

Binary Values: Other Physical Quantities

- What are other physical quantities represent 0 and 1? *(*) where do we use the binary system?*
 - 1• CPU → Voltage
 - 2• Disk → Magnetic Field Direction
 - 3• CD → Surface Pits/Light
 - 4• Dynamic RAM → Electrical Charge stored in capacitors → *(QwL1)*

Signal Example – Physical Quantity: Voltage



NUMBER SYSTEMS – Representation

(تمثيل - نظرية العدوى)

- Positive radix, positional number systems
- A number with radix r is represented by a string of digits:

$$A_{n-1} A_{n-2} \dots A_1 A_0 . A_{-1} A_{-2} \dots A_{-m+1} A_{-m}$$

↳ يُدعى مسماواة: مستحصل بول
↳ المقص عدد الأسس. دائمًا أقل بواحد
↳ radix-point : فاصلة عشرية
↳ (MSD) ↳ (LSD)

in which $0 \leq A_i < r$ and \circ is the (radix point) or (decimal point).
- i represents the position of the coefficient.
- r^i represents the weight by which the coefficient is multiplied.
- A_{n-1} is the most significant digit (MSD) and A_{-m} is the least significant digit (LSD).
- The string of digits represents the power series:

$$\sum_{i=-m}^{n-1} A_i r^i \quad (\text{Number})_r = \left(\sum_{i=0}^{n-1} A_i r^i \right) + \left(\sum_{j=-m}^{-1} A_j r^j \right)$$

↳ مفهوم

* radix: الأساس
* Decimal system: النظام العدوى.
* radix-point: فاصلة عشرية.
* Binary-point: فاصلة الثنائي (01).
* radix-weight: كسر عشرية.
* radix-value: قيمة حانة.

Integer Portion Fraction Portion

لأعداد العدوى.

Chapter 1

13

Number Systems – Examples

	General	Decimal	Binary
Radix (Base)	r	10	2
Digits	$0 \rightarrow r - 1$ $(0 \leq A_i < r)$ or $0 \rightarrow 9$ $(0 \leq A_i < r - 1)$		$0 \rightarrow 1$
0	r^0	$10^0 = 1$	$2^0 = 1$
1	r^1	$10^1 = 10$	$2^1 = 2$
2	r^2	$10^2 = 100$	$2^2 = 4$
3	r^3	$10^3 = 1000$	$2^3 = 8$
Powers of Radix	r^4	$10^4 = 10,000$	$2^4 = 16$
4	r^5	$10^5 = 100,000$	$2^5 = 32$
-1	r^{-1}	$10^{-1} = 0.1 = \frac{1}{10}$	$2^{-1} = 0.5 = \frac{1}{2}$
-2	r^{-2}	$10^{-2} = 0.01 = \frac{1}{100}$	$2^{-2} = 0.25 = \frac{1}{4}$
-3	r^{-3}	$10^{-3} = 0.001 = \frac{1}{1000}$	$2^{-3} = 0.125 = \frac{1}{8}$
-4	r^{-4}	$10^{-4} = 0.0001 = \frac{1}{10000}$	$2^{-4} = 0.0625 = \frac{1}{16}$
-5	r^{-5}	$10^{-5} = 0.00001 = \frac{1}{100000}$	$2^{-5} = 0.03125 = \frac{1}{32}$

Example

$$\text{حل} \quad (403)_5 = 4 \times 5^2 + 0 \times 5^1 + 3 \times 5^0 = (103)_{10}$$

نوع النظام (خاسي) وهو نفسه الـ radix (الأساس).

* نلاحظ: digits must be: $0 \leq A_i \leq 4$.

$\Rightarrow 0 \leq A_i < 5$.

$$\text{حل} \quad (103)_{10} = 1 \times 10^2 + 0 \times 10^1 + 3 \times 10^0 = 103$$

* Example (1):
 9287_10 change from decimal system to binary system.
 position: 4 3 2 1 0
 (1) (1) (1) (1) (1)
 (واحد) (آحاد) (آماد) (آماد) (آماد)
 10⁰: 1 (one)
 10¹: 10 (عشرات)
 10²: 100 (مئات)
 10³: 1000 (آلاف)
 ... وعشرات الآلاف

* Example (2): change from binary system \rightarrow decimal system:

binary-point ... (نقطة نظام رقمي)
 101.10 in binary.

$$2^2 * 1 + 2^1 * 0 + 2^0 * 1 + 2^{-1} * 1 + 2^{-2} * 0.$$

$$4 + 1 + 0.5 =$$

$$5.5 \rightarrow \text{in decimal.}$$

BASE CONVERSION - Positive Powers of 2

■ Useful for Base Conversion

* ما عليه نجمة (*)
- يجب حفظه فهو رئيسي
لتحقيق الحال ...

Exponent	Value
* $0 = 2^0 :$	1
* $1 = 2^1 :$	2
* $2 = 2^2 :$	4
* $3 = 2^3 :$	8
* $4 = 2^4 :$	16
* $5 = 2^5 :$	32
* $6 = 2^6 :$	64
* $7 = 2^7 :$	128
* $8 = 2^8 :$	256
* $9 = 2^9 :$	512
* $10 = 2^{10} :$	1024

Exponent	Value
* $11 = 2^{11} :$	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536
17	131,072
18	262,144
19	524,288
* $20 = 2^{20} :$	1,048,576
21	2,097,152

Chapter 1

16

*

مفرد

للتحويل

بين الأنظمة

$$* 2^{30} : 1073741824.$$

$$* 2^{40} : 1.09 \times 10^{12}.$$

$$* 2^{50} : 1.1 \times 10^{15}.$$

Special Powers of 2

* memorize.

- * $\underline{2^{10}}$ (1024) is Kilo, denoted "K"
رَبْعُ الْكِيلُو = 1000 وَأَقْرَبُ عَدْدٍ لِّهُ (1024) وَهُوَ (2^{10})
* Example: 20. KB \Rightarrow [20 * 1024] byte.
- * $\underline{2^{20}}$ (1,048,576) is Mega, denoted "M"
- * $\underline{2^{30}}$ (1,073,741,824) is Giga, denoted "G"
- * $\underline{2^{40}}$ (1,099,511,627,776) is Tera, denoted "T"

* Note: byte = 8-bit . بِيْتٌ = بِيْتٌ

Commonly Occurring Bases

Name	Radix	Digits
Binary	2	0,1
Octal	8	$0 \leq A_i \leq r-1$ $0,1,2,3,4,5,6,7 \rightarrow (r-1)$
Decimal	10	0,1,2,3,4,5,6,7,8,9 $(r-1)$
Hexadecimal	16	0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F $(r-1) = 15$

- The six letters A, B, C, D, E, and F represent the digits for values 10, 11, 12, 13, 14, 15 (given in decimal), respectively, in hexadecimal. Alternatively, a, b, c, d, e, f can be used.

Binary System

النظام الثنائي :-

- $r = 2$ الأسساد
- Digits = {0, 1} $\stackrel{\text{أو}}{=} \{ \text{false, True} \} \stackrel{\text{أو}}{=} \{ \text{low, high} \} \stackrel{\text{أو}}{=} \{ \text{off, on} \}$.
- * Every binary digit is called a bit * مفهوم النظام الثنائي فقط! وكل قيمة رقمية تسمى (بت). (1,0)
- When a bit is equal to zero, it does not contribute to the value of the number *
- Example:

• $(10011.101)_2 = (1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) + (1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3})$ دون الاستئناد.

• $(10011.101)_2 = (16 + 2 + 1) + \left(\frac{1}{2} + \frac{1}{8}\right) = (19.625)_{10}$ بالاستئناد.

Octal System

(النظام المئاني)

- $r = 8$
- Digits = $\{0, 1, 2, 3, 4, 5, 6, 7\}$: العسعة
- Every digit is represented by 3-bits \rightarrow More compact than binary * كل قيمة رقمية في النظام المئاني تعادل (3 قيم رقمية) في النظام الثنائي.
- Example:

$$\bullet (127.4)_8 = (1 \times 8^2 + 2 \times 8^1 + 7 \times 8^0) + (4 \times 8^{-1})$$

$$\bullet (127.4)_8 = (64 + 16 + 7) + \left(\frac{1}{2}\right) = (87.5)_{10}$$

Hexadecimal System: (النظام السادس عشرى)

- $r = 16$
- Digits = $\{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, \overset{10}{A}, \overset{11}{B}, \overset{12}{C}, \overset{13}{D}, \overset{14}{E}, \overset{15}{F}\}$ ($0 \leq A_i \leq 15$)
- Every digit is represented by 4-bits * كل قيمة رقمية في النظام السادس عشرى تعادل (4 قيم رقمية) في النظام الثنائى.
- Example:
 - $(B65F)_{16} = (\underset{=32}{\underline{\underline{11}}} \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + \underset{=1}{\underline{\underline{15}}} \times 16^0)$

* انتبه! : تحول الرقم من النظام السادس عشرى لقيمه العدوى في النظام العدى ونضربهم بعزم المفرلة

$$\bullet (B65F)_{16} = (46687)_{10}$$

* التحويل من الأنظمة العربية (المختلفة) إلى النظام العشري :

Converting from any Base (r) to Decimal

$$(Number)_r = \left(\sum_{i=0}^{n-1} A_i r^i \right) + \left(\sum_{j=-m}^{-1} A_j r^j \right)$$

Integer Portion Fraction Portion

- Example: Convert $(11010)_2$ to $(N)_{10}$:

Conversion from Decimal to Base (r)

- Convert the Integer Part

- Convert the Fraction Part

- Join the two results with a radix point

* binary: ($r=2$)

MSD LSD
نحوه اليسعى
نحوه العاشر
نحوه العاشر
 $(000)_2 = (0)_{10}$
 $(011)_2 = (3)_{10}$
 $(100)_2 = (4)_{10}$
 $(101)_2 = (5)_{10}$
 $(110)_2 = (6)_{10}$
 $(111)_2 = (7)_{10}$

* octal: ($r=8$)

0
1
2
3
4
5
6
7
 $(10)_8 = (8)_{10}$
 $(11)_8 = (9)_{10}$
 $(12)_8 = (10)_{10}$
 $(17)_{(20)}_8 = (15)_{10} = (16)_{10}$

* Hexadecimal: ($r=16$)

0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
 $(10)_8 = (16)_{10}$
 $(11)_8 = (17)_{10}$
 $(1f)_{16}$
 $(20)_{16} = (32)_{10}$

Conversion Details



To Convert the Integral Part:

- 1. Repeatedly divide the number by the new radix and save the remainders until the quotient is zero \rightarrow إذ أن يصبح الناتج صفر
- 2. The digits for the new radix are the remainders in reverse order of their computation
- 3. If the new radix is > 10 , then convert all remainders > 10 to digits A, B, ...

A $\rightarrow 10$
B $\rightarrow 11$
C $\rightarrow 12$
D $\rightarrow 13$
E $\rightarrow 14$
F $\rightarrow 15$



To Convert the Fractional Part:

- 1. Repeatedly multiply the fraction by the new radix and save the integer digits of the results until the fraction is zero or you reached the required number of fractional digits \rightarrow لحين وصول الجزء العددي إلى صفر. توقف الفراغ!
- 2. The digits for the new radix are the integer digits in order of their computation
- 3. If the new radix is > 10 , then convert all integers > 10 to digits A, B, ...

Example: Convert 46.6875_{10} To Base 2

- Convert 46 to Base 2:

$$(46)_{10} = (101110)_2$$

$\rightarrow 32 + 8 + 4 + 2 = 46$

- Convert 0.6875 to Base 2:

$$(0.6875)_{10} = (0.1011)_2$$

$$0.625 + 0.0625 = 0.6875$$

Division	Quotient	Remainder
$46/2$	23	0 ↑
$23/2$	11	1
$11/2$	5	1
$5/2$	2	1
$2/2$	1	0
$1/2$	0	1 ↓

LSD
الجزء المائى
integer part.

Multiplication	Answer
$0.6875 * 2$	1.3750
$0.375 * 2$	0.75
$0.75 * 2$	1.5
$0.5 * 2$	1.0 ↓

MSD
في حالة
fraction part.

LSD

- Join the results together with the radix point:

$$(46.6875)_{10} = (101110.1011)_2$$

Example: Convert 153.513_{10} To Base 8

- Convert 153 to Base 8:

$$(153)_{10} = (231)_8$$

Division	Quotient	Remainder	LSD
153/8	19	1	↑
19/8	2	3	↓
2/8	0	2	MSD

- Convert 0.513 to Base 8: (Up to 3 digits)

* can be from (-) to (+)
for the octal system

* إذا كان ناتج
القسمة دوري ولا
ينتهي يعدد لنا
بالسؤال عدد المنانازد
من العدد الكسري .

- Truncate: (قطع) ترك باقي المنانازد.

$$(0.513)_{10} = (0.406)_8$$

- Round: التقرير.

$$(0.513)_{10} = (0.407)_8$$

Multiplication	Answer	MSD
0.513 * 8	4.104	
0.104 * 8	0.832	
0.832 * 8	6.656	
0.656 * 8	5.248	LSD

- Join the results together with the radix point:

$$(153.513)_{10} = (231.407)_8$$

* in the octal system $(\frac{1}{3})$ لا يقرب $(\frac{5}{6})$ يقرب (4) بينما يقرب $(\frac{7}{8})$

Example: Convert 423_{10} To Base 16

Division	Quotient	Remainder	
$423/16$	26	7	↑ LSD
$26/16$	1	<u>10</u> (A)	
$1/16$	0	1	MSD

* انتبه! يجب تحويل الأرقام من $(10 \leftrightarrow 15)$ بالمرضور
الاحفظها في النظام السادس عشر.

$$(423)_{10} = (1A7)_{16}$$

*Converting Decimal to Binary: Alternative Method

1. Subtract the largest power of 2 that gives a positive remainder and record the power
2. Repeat, subtracting from the prior remainder and recording the power, until the remainder is zero
3. Place 1's in the positions in the binary result corresponding to the powers recorded; in all other positions place 0's

* Note: (0.4075)₈. octal system. (7, 4, 0, 7, 5) ...
* لآن كل (N) لا تبع (8) لانه نظام عدائي لذاك يعني (N) المثلث
* (0.410)₈ يعني دينها (صفر)

Example: Convert 46.6875_{10} To Base 2 Using Alternative Method

- Convert 46 to Base 2:

$$(46)_{10} = (101110)_2$$

تضع بدل
 صدولاً (١)
 وتحان الماء
 درجة حرارة

Subtract	Remainder	Power
$46 - 32 = 14$	14	5
$14 - 8 = 6$	6	3
$6 - 4 = 2$	2	2
$2 - 2 = 0$	0	1

- Convert 0.6875 to Base 2:

$$(0.6875)_{10} = (0.1011)_2$$

Subtract	Remainder	Power
$0.6875 - 0.500$	0.1875	-1
$0.1875 - 0.125$	0.0625	-3
$0.0625 - 0.0625$	0	-4

- Join the results together with the radix point:

$$(46.6875)_{10} = (101110.1011)_2$$

- Easier way to do it:

Power	6	5	4	3	2	1	0	.	-1	-2	-3	-4	6
	0	1	0	1	1	1	0	.	1	0	1	1	

* ملاحظة: إذا كان الرقم فردي لازم
أول منزلة تكون (١) بينما زوجي أول منزلة
تكون (٠) في القاسم الشائع.
Ex: * 10110 زوجي: * 1011 فردي:

Octal (Hexadecimal) to Binary and Back: Method1

Octal (Hexadecimal) to Binary:

- Convert octal (hexadecimal) to decimal (Slide 23)
- Convert decimal to binary (Slide 24 or Slide 29)

Base (r)
or
octal ($r=8$)
or
hexadecimal ($r=16$)

↓ ↑
Decimal ($r=10$)
↓ ↑
Binary ($r=2$)

Binary to Octal (Hexadecimal):

- Convert binary to decimal (Slide 23)
- Convert decimal to octal (hexadecimal) (Slide 24)

$$\text{因 } r = 8 = 2^3 \rightarrow$$

3-bits in binary system:	
000	: 0
001	: 1
010	: 2
011	: 3
100	: 4
101	: 5
110	: 6
111	: 7

١٠٠

$$\text{因 } r = 16 = 2^4 \rightarrow$$

4-bits in binary system:	
0000	: 0
0001	: 1
0010	: 2
0011	: 3
0100	: 4
0101	: 5
0110	: 6
0111	: 7
1000	: 8
1001	: 9

١٠١٠

Octal (Hexadecimal) to Binary and Back: Method2 (Easier)

Octal ($r=8$) to hexadecimal ($r=16$).
X binary ($r=2$)

- Octal (Hexadecimal) to Binary:
 - Restate the octal (hexadecimal) as three (four) binary digits starting at the radix point and going both ways
- Binary to Octal (Hexadecimal):
 - Group the binary digits into three (four) bit groups starting at the radix point and going both ways, padding with zeros as needed
 - Convert each group of three (four) bits to an octal (hexadecimal) digit

Octal	0	1	2	3	4	5	6	7
Binary	000	001	010	011	100	101	110	111

Hexadecimal	0	1	2	3	4	5	6	7
Binary	0000	0001	0010	0011	0100	0101	0110	0111
Hexadecimal	8	9	A	B	C	D	E	F
Binary	1000	1001	1010	1011	1100	1101	1110	1111

* ملاحظة :- إذا لم يكونوا
المقادير المطلوب التحويل بينهما
قوة للذري (c) نعم بالطبع
للتقطام العشري (decimal) ومن
ثم تحول للتقطام المطلوب .

- Given that $(365)_r = (194)_{10}$, compute the value of r ?

$$3 \times r^2 + 6 \times r^1 + 5 \times r^0 = 194$$

$$3r^2 + 6r + 5 = 194$$

$$3r^2 + 6r - 189 = 0$$

$$r^2 + 2r - 63 = 0$$

$$(r - 7)(r + 9) = 0$$

* ناتج الـ (radix) الموجب *

$$r = 7$$

* خط و حل المسألة *

Binary Numbers and Binary Coding

نلاحظ : دالقة كتابة ال (codes) باستعمال ال (binary system)

Flexibility of representation

- Within constraints below, can assign any binary combination (called a code word) to any data as long as data is uniquely encoded

* لفحة عدد ال (codes) للارزعة :

Information Types

n -bits $\rightarrow 2^n$. (using binary system, $r=2$).

Numeric / رقمية.

- Must represent range of data needed
- Very desirable to represent data such that simple, straightforward computation for common arithmetic operations permitted
- Tight relation to binary numbers

Non-numeric / غير رقمية.

- Greater flexibility since arithmetic operations not applied
- Not tied to binary numbers

Non-numeric Binary Codes

- Given n binary digits (called bits), a binary code is a mapping from a set of represented elements to a subset of the 2^n binary numbers.
* معرفة عدد الـ (Codes) الـ (الازمة):
$$[n\text{-bits.} \rightarrow 2^n]$$
- Example: A binary code for the seven colors of the rainbow
- Code 100 is not used * متابعة ورقة لم تستخدِّم عادة *

Color	Binary Number
Red	000
Orange	001
Yellow	010
Green	011
Blue	101
Indigo	110
Violet	111

Number of Bits Required

- Given M elements to be represented by a binary code, the minimum number of bits, n , needed, satisfies the following relationships:

if $n=3$. $2^3 \geq M > 2^2$. $2^n \geq M > 2^{n-1}$

($8 \geq M > 4$) . $n = \lceil \log_2 M \rceil$, where $[x]$ is called the *ceiling function*, is the integer greater than or equal to x .

- Example: How many bits are required to represent decimal digits with a binary code?

* i.f.: $r=2$. $n=7$.

* also: $r=*$

$M = *^n$. (radix)ⁿ (عند)

$M = 10$

$n = \lceil \log_2 10 \rceil = \lceil 3.33 \rceil = 4$

$M = 2^7 = 128$.
(maximum possible number of elements):

نقيض
العدد الأكبر

Chapter 1

Number of Elements Represented

- Given n digits in radix r , there are r^n distinct elements that can be represented.

* if we have elements and we want to represent them

- But, you can represent m elements, $m \leq r^n$

Examples:

- You can represent 4 elements in radix $r = 2$ with $n = 2$ digits: (00, 01, 10, 11).

we use the form:

$$n = \lceil \log_r M \rceil$$

Ex: $n = \lceil \log_8 7 \rceil =$

$\lceil \log_2 8^0 \rceil =$

- You can represent 4 elements in radix $r = 2$ with $n = 4$ digits: (0001, 0010, 0100, 1000).

- This second code is called a "one hot" code.

Ex: $[.0] = 1$ * n : minimum number of bits to represent (M).

Ex: $n = \lceil \log_2 365 \rceil = \lceil \log_2 2^8 - 1 \rceil = [8.-] = 9$

بعد واحد.

(+1)

لأنّ تقييّد أكبر

قيمة.

فهي

كلمرة تكون العدد

أكبر قيمة (value)

في مثلك

معينة.

يمكن أن تُنْهَا مغزية أكبر قيمة (value)

لها / لأنّها

if $r = 10$

$n = 2$ } then $r^n - 1 \Rightarrow$

$r^{10} - 1 = 100 - 1$

$= 99$. the biggest value.

Chapter 1

41

DECIMAL CODES - Binary Codes for Decimal Digits (BCD)

- There are over 8,000 ways that you can choose 10 elements from the 16 binary numbers of 4 bits. A few are useful:

Decimal	8, 4, 2, 1	Excess 3	weights 8, 4, -2, -1	Gray
0	0000	0011	0000	0000
1	0001	0100	0111	0001
2	0010	0101	0110	0011
3	0011	0110	0101	0010
4	0100	0111	0100	0110
5	0101	1000	1011	1110
6	0110	1001	1010	1010
7	0111	1010	1001	1011
8	1000	1011	1000	1001
9	1001	1100	1111	1000

from $(1010 \rightarrow 1111)$ will not be used.

* Ex: 1: 0111: $4-3=1$

... 9: 1111: $12-3=9$

Chapter 1

42

* if we have a digital system:

$M=10$: elements
 $R=2$

n: must be (4)
because $2^4 = 16$

10
6
4
2
0

uses
6
4
2
0

and
uses
4
2
0

6 codes will be
unused or available.

0000 ← 0
0001 ← 1
0010 ← 2
0011 ← 3
0100 ← 9

{ these are
used
codes
but
codes

from $(1010 \rightarrow 1111)$ will not
be used.

Logic and Computer Design Fundamentals, 4e
Polar Slides
© Pearson Education, Inc.

slide(44) &
↓

* $(19)_{10} \rightarrow (10011)_2$
convert (عوكل)

* $(19)_{10} \rightarrow (0001\ 1001)_2$
BCD coding (عوكل)

* $\text{أعمى} \rightarrow \text{تم استخدام}$
الـ codes لـ نخفى

القيمة الحقيقة للرقم
حيث يعطي الرقم قيمة

تحتاج عند ذلك معرفة
الـ codes

Binary coded decimal

Binary Coded Decimal (BCD)

- Numeric code
- The BCD code is the 8, 4, 2, 1 code
- 8, 4, 2, and 1 are weights \rightarrow BCD is a *weighted* code
- This code is the simplest, most intuitive binary code for decimal digits and uses the same powers of 2 as a binary number, ***but only encodes the first ten values from 0 to 9***
- Example: $1001 \text{ (9)} = 1000 \text{ (8)} + 0001 \text{ (1)}$
- How many “invalid” code words are there?
 - Answer: 6
- What are the “invalid” code words?
 - Answer: 1010, 1011, 1100, 1101, 1110, 1111
 - (10) (11) (12) (13) (14) (15)

Warning: Conversion or Coding?

- Do NOT mix up *conversion* of a decimal number to a binary number with *coding* a decimal number with a BINARY CODE.

- $13_{10} = 1101_2$ (This is conversion)

$$12+1=13$$

كتابه

- $13 \leftrightarrow 0001|0011$ (This is coding)

Excess 3

كتابه

ALPHANUMERIC CODES - ASCII Character Codes

- Non-numeric code \oplus ASCII code:-
if: $n=7$, $r=2$. } → then: maximum number of elements = $2^7 = 128$.
- ASCII stands for American Standard Code for Information Interchange (Refer to Table 1-5 in the text)
- This code is a popular code used to represent information sent as character-based data. It uses 7-bits (i.e. 128 characters) to represent:
 - 95 Graphic printing characters
 - 33 Non-printing characters

ASCII Code Table (C++)

Least Significant

ASCII Code Chart

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NUL	SOH	STX	ETX	ETD	EMO	ACK	BEL	BS	HT	LF	VT	FF	CR	SO	SI
1	DLE	DC1	DC2	DC3	DC4	NAK	SYN	ETB	CAN	EM	SUB	ESC	FS	GS	RS	US
2	!	"	#	\$	%	&	*	()	*	+	,	-	*	/	
3	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
4	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
5	P	Q	R	S	T	U	V	W	X	Y	Z	[\	^	_	
6	.	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
7	p	q	r	s	t	u	v	w	x	y	z	{	}	~	DEL	


$$w = (77)_{16} = (0111\ 0111)_2$$

$$w = (57)_{16} = (0101\ 0111)_2$$

↓
الاختلاف

$$A = (41)_{16} = (0100\ 0001)_2$$

$$a = (61)_{16} = (0110\ 0001)_2$$

- ASCII has some interesting properties:
 - Digits 0 to 9 span Hexadecimal values 30_{16} to 39_{16}
 - Upper case A-Z span 41_{16} to $5A_{16}$
 - Lower case a-z span 61_{16} to $7A_{16}$
 - Lower to upper case translation (and vice versa) occurs by flipping bit 6


UNICODE

- UNICODE extends ASCII to 65,536 universal characters codes:
 - Non-numeric
 - For encoding characters in world languages
 - Available in many modern applications
 - 2 byte (16-bit) code words

④ if: $n = 16$:

$$r = 2$$

$$2^6 = 65,000$$

PARITY Bit Error-Detection Codes

↳ (ECC)

* يجدر عن (النحواد الفريدة فقط وتجدر الخطأ فحة لا تفوت
تحتدم مكان الخطأ فقط)
بتمارثه.

detect odd number of error
(تحذير)

- Non-numeric
- **Redundancy** (e.g. extra information), in the form of extra bits, can be incorporated into binary code words to detect and correct errors
- A simple form of redundancy is **parity**, an extra bit appended onto the code word to make the number of 1's odd or even. Parity can detect all single-bit errors and some multiple-bit errors
 - A code word has even parity if the number of 1's in the code word is even
 - A code word has odd parity if the number of 1's in the code word is odd

4-Bit Parity Code Example

- Fill in the even and odd parity bits:

<u>Even Parity Message</u>	<u>Odd Parity Message</u>
000 <u>0</u>	000 <u>1</u>
00 <u>11</u>	00 <u>10</u>
0 <u>101</u>	<u>0100</u>
<u>0110</u>	<u>0111</u>
<u>100<u>1</u></u>	<u>100<u>0</u></u>
<u>101<u>0</u></u>	<u>101<u>1</u></u>
<u>110<u>0</u></u>	<u>110<u>1</u></u>
<u>111<u>1</u></u>	<u>111<u>0</u></u>

*Ex: 0001
 ← even parity → odd parity
 00011 = لستي يعنى
 00010 = أكوي يعنى
 عدد (1) زوجي.
 عدد (0) فردي.

* if we have:

0011
 parity bit فريجي

parity=0 parity=1

even parity odd parity

00110 00111

عدد الواءرات

فردي للا

زوجي للا

parity ا

فرجي

- The code word "1111" has even parity and the code word "1110" has odd parity. Both can be used to represent the same 3-bit data.

* Note to know:-

Write the gray codes for:
 0 → 00 1 → 01
 2 → 10 3 → 11
 code de gray غير مختلف بين بت و بت واحد
 آنذاق و

Combinational Logic Circuits

- Digital (الجهاز) circuits are hardware components that manipulate binary information.
- Integrated [دوائر مندمجة] circuits: transistors and interconnections.
 - Basic circuits is referred to as logic gates (بإيات منطق)
 - The outputs of gates are applied to the inputs of other gates to form a digital circuit
- Combinational? Later...

Binary Logic and Gates

- **Binary variables** take on one of two values
- **Logical operators** operate on binary values and binary variables
- Basic logical operators are the logic functions **AND**, **OR** and **NOT**
 - ① Basic operator gates:
AND : \cdot , \wedge
 - ② OR : $+$, \vee
 - ③ NOT : \sim , \neg
- **Logic gates** implement logic functions
- **Boolean Algebra**: a useful mathematical system for specifying and transforming logic functions
- We study Boolean algebra as a foundation for designing and analyzing digital systems!

Notation Examples

- Examples:
 - $Z = X \cdot Y = XY = X \wedge Y$: is read "Z is equal to X AND Y"
 - $Z = 1$ if and only if $X = 1$ ^(both) and $Y = 1$; otherwise, $Z = 0$ \otimes if: $Z(x,y) = xy$
 - $Z = X + Y = X \vee Y$: is read "Z is equal to X OR Y"
 - $Z = 1$ if (only $X = 1$) ^(one of them) or if (only $Y = 1$) ^(or both) or if ($X = 1$ and $Y = 1$)
 - $Z = \bar{X} = X' = \sim X$: is read "Z is equal to NOT X"
 - $Z = 1$ if $X = 0$; otherwise, $Z = 0$ (opposite always).
- Notice the difference between arithmetic addition and logical OR:
 - The statement:
 $1 + 1 = 2$ (read "one ^{(10)₂} plus one equals two")
*is not the same as
 $1 + 1 = 1$ (read "1 ^(or) 1 equals 1")
difference.

Operator Definitions

- Operations are defined on the values "0" and "1" for each operator:
مُعْرَفٌ بِالاِحْتِمَالَةِ


AND
$0 \cdot 0 = 0$
$0 \cdot 1 = 0$
$1 \cdot 0 = 0$
$1 \cdot 1 = 1$

OR
$0 + 0 = 0$
$0 + 1 = 1$
$1 + 0 = 1$
$1 + 1 = 1$


NOT
$\bar{0} = 1$
$\bar{1} = 0$

$$r=2 : \left\{ \begin{array}{l} n=2 \\ \end{array} \right. \rightarrow \text{then } 2^2 = 4$$

ادخار!



Truth Tables



- جدول الحقيقة** **بيان كل الاحتمالات**
- **Truth table** - a tabular listing of the values of a function for all possible combinations of values on its arguments
- Example: Truth tables for the basic logic operations:

اللور
بالترتيب

AND		
Inputs		Output
X	Y	Z = X . Y
0	0	0
0	1	0
1	0	0
1	1	1

مقدار الاحتمالات $2^2 = 4$


عمر ابراهيم فلاح

OR		
Inputs		Output
X	Y	Z = X + Y
0	0	0
0	1	1
1	0	1
1	1	1

مقدار الاحتمالات $2^2 = 4$

Draw:-

NOT		
Inputs		Output
X		Z = \bar{X}
0		1
1		0




Logic Function Implementation


Using Switches

- For inputs:
 - logic 1 is switch closed
 - logic 0 is switch open
- For outputs:
 - logic 1 is light on
 - logic 0 is light off
- NOT uses a switch such that:
 - logic 1 is switch open
 - logic 0 is switch closed


Switches in parallel => OR



Switches in series => AND




Normally-closed switch => NOT



Logic Function Implementation (Continued)


- Example: Logic Using Switches



- Light is $ON (L = 1)$ for $L (A, B, C, D) = A \cdot (B\bar{C} + D) = AB\bar{C} + AD$ and $OFF (L = 0)$, otherwise.
- Useful model for relay circuits and for CMOS gate circuits, the foundation of current digital logic technology

Logic Gate Symbols and Behavior


- Logic gates have special symbols: أشكال ملائمة



(a) Graphic symbols

- And waveform behavior in time as follows:

* up: 1
* down: 0




(b) Timing diagram

Chapter 2 - Part 1

Gate Delay (مختلط)


- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously.
- The delay between an input change(s) and the resulting output change is the gate delay denoted by t_G :



Example

- Draw the logic diagram and the truth table of the following Boolean function: $F(W, X, Y) = XY + W\bar{Y}$

- Logic Diagram:



- Truth Table:

W	X	Y	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


- This example represents a **Single Output Function**

Example

- Draw the logic diagram and the truth table of the following Boolean functions: $F(W, X) = \bar{W}\bar{X} + W$, $G(W, X) = W + \bar{X}$
- Logic Diagram:
- Truth Table:

W	X	F	G
0	0	1	1
0	1	0	0
1	0	1	1
1	1	1	1


as a function,
of (w, y)



- This example represents a Multiple Output Function

Example:

- Given the following logic diagram, write the corresponding Boolean equation:



- Logic circuits of this type are called combinational logic circuits (since the variables are combined by logical operations).

* The distributive law even though more than one variable
 * Ex: $AB \cdot (x+y+z) = AB \cdot x + AB \cdot y + AB \cdot z$

Basic Identities of Boolean Algebra

$1. X + 0 = X$	$2. X \cdot 1 = X$	Existence of 0 and 1
$3. X + 1 = 1$	$4. X \cdot 0 = 0 \rightarrow 1 \cdot 0 = 0 \rightarrow 0 \cdot 0 = 0$	
$5. X + X = X$	$6. X \cdot X = X$	Idempotence
$7. X + \bar{X} = 1$	$8. X \cdot \bar{X} = 0$	Existence of complement
$9. \bar{\bar{X}} = X$		Involution
$10. X + Y = Y + X$	$11. XY = YX$	Commutative Laws
$12. (X + Y) + Z = X + (Y + Z)$	$13. (XY)Z = X(YZ)$	Associative Laws
$14. X \cdot (Y + Z) = XY + XZ$	$15. X \cdot (YZ) = (X + Y)(X + Z)$	Distributive Laws
$16. \bar{X} \oplus \bar{Y} = \bar{X} \cdot \bar{Y}$	$17. \bar{X} \odot \bar{Y} = \bar{X} \oplus \bar{Y}$	DeMorgan's Laws

Even though more than two variables

* Ex: $\bar{x} + y + z = \bar{x} \cdot \bar{y} \cdot z$

توزيع مخارج الدرس على الفواد

و عمل الحالة (نحو) بين المفهومين

نور و/or (not) و/or
الحالة (and ↔ or)

Some Properties of Identities & the Algebra

- If the meaning is unambiguous, we leave out the symbol “.” → * $AB = A \cdot B = A \text{ AND } B$.
- The identities above are organized into pairs
 - The dual of an algebraic expression is obtained by interchanging (+) and (.) and interchanging 0's and 1's
 - The identities appear in dual pairs. When there is only one identity on a line the identity is self-dual, i. e., the dual expression = the original expression.

$$X + 0 = X : \text{عبارة صحيحة} .$$

$$X \cdot 1 = X : \text{عبارة صحيحة (ضربي)} .$$

* Note:-

$$\overline{X} \cdot (\overline{Y} + \overline{Z}) = \overline{X} \cdot \overline{Y} \cdot \overline{Z}$$

نضع أقواس
لتحت عناصر على الأفواه.

$$\overline{X} + \overline{Y} \cdot \overline{Z} = \overline{X} \cdot \overline{Y} + \overline{Z}$$

تحبب متعير واحد.

Boolean Operator Precedence

- The order of evaluation in a Boolean expression is: أولاً العلامات

- Parentheses
- NOT
- AND
- OR

- Consequence: Parentheses appear around OR expressions

- Examples:**

- $F = A(B + C)(C + \bar{D})$
- $F = \overline{AB} = \overline{A}B$
- $F = A\bar{B} + C$
- $F = A\overline{(B + C)} = A \cdot \bar{B} + A \cdot C$

Useful Boolean Theorems

:証明

Theorem	Dual	Name
1. $x \cdot y + \bar{x} \cdot y = y$	$(x + y)(\bar{x} + y) = y$	Minimization
2. $x + x \cdot y = x$	$x \cdot (x + y) = x$	Absorption
3. $x + \bar{x} \cdot y = x + y$	$x \cdot (\bar{x} + y) = x \cdot y$	Simplification
4. $x \cdot y + \bar{x} \cdot z + y \cdot z = x \cdot y + \bar{x} \cdot z$ $(x + y)(\bar{x} + z)(y + z) = (x + y)(\bar{x} + z)$		Consensus
$* F(A, B) = \sim A \cdot B \rightarrow$ <div style="display: flex; justify-content: space-between;"> not A ① A and B \neq ② </div>		
$\text{لذ: } * F(A, B) = \sim(A \cdot B) \rightarrow$ <div style="display: flex; justify-content: space-between;"> A and B ① not(A and B) \neq ② </div>		

Example 1: Boolean Algebraic Proof

▪ $A + A \cdot B = A$ (Absorption Theorem)

فنا عاد (A) عاد
كأنها (A · 1) متساوية.

$$\begin{aligned}
 & A + A \cdot B \\
 &= A \cdot 1 + A \cdot B & X = X \cdot 1 \\
 &= A \cdot (1 + B) & \text{Distributive Law} \\
 &= A \cdot 1 & 1 + X = 1 \\
 &= A & X \cdot 1 = X \\
 & \text{dual:} \\
 & A \cdot (A + B) = A \\
 & A \cdot A + A \cdot B \\
 & \downarrow \\
 & A + AB \\
 & A(1+B) \\
 & A \cdot 1 = A
 \end{aligned}$$

* even though: $X + X \cdot (ABCDE) = X$

- Our primary reason for doing proofs is to learn:

- Careful and efficient use of the identities and theorems of Boolean algebra
- How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

Example 2: Boolean Algebraic Proofs

even though more than one variables $X \cdot Y \cdot Z + \bar{X} \cdot W + W \cdot Y \cdot Z = X \cdot Y \cdot Z + \bar{X} \cdot W$.

- $\underline{\underline{AB}} + \underline{\underline{\bar{A}C}} + BC = AB + \bar{A}C$ (Consensus Theorem) $* \bar{A}\bar{A} = A + \bar{A} = 1$

$$AB + \bar{A}C + BC$$

$(BC \cdot 1) \oplus BC \oplus 1S$

$$= AB + \bar{A}C + 1 \cdot BC$$

$1 \cdot X = X$

$$= AB + \bar{A}C + (\cancel{A} + \cancel{\bar{A}}) \cdot BC$$

$X + \bar{X} = 1$

$$= AB + \bar{A}C + ABC + \bar{A}BC$$

Distributive Law: توزيع العوسم

$$= AB + ABC + \bar{A}C + \bar{A}BC$$

Commutative Law: ترتيب المحرر

$$= AB \cdot 1 + AB \cdot C + \bar{A}C \cdot 1 + \bar{A}C \cdot B$$

$X \cdot 1 = X$ and Commutative Law

$$= AB(1 + C) + \bar{A}C(1 + B)$$

Distributive Law: يخرج عامل مترافق

$$= AB \cdot 1 + \bar{A}C \cdot 1$$

$1 + X = 1$

$$= AB + \bar{A}C$$

$X \cdot 1 = X$

- $A + \bar{A} \cdot B = A + B$ (Simplification Theorem)

$A + \bar{A} \cdot B$	توزيع على القوس
$= (\cancel{A} + \bar{A})(A + B)$	<i>Distributive Law</i>
$= 1 \cdot (A + B)$	$X + \bar{X} = 1$
$= A + B$	$X \cdot 1 = X$

- $A \cdot (\bar{A} + B) = AB$ (Simplification Theorem)

$A \cdot (\bar{A} + B)$	-
$= (A \cdot \bar{A}) + (A \cdot B)$	<i>Distributive Law</i>
$= 0 + AB$	$X \cdot \bar{X} = 0$
$= AB$	$X + 0 = X$

Proof of Minimization

البرهان

$$\blacksquare A \cdot B + \bar{A} \cdot B = B$$

نظرية الاختزال (المعلمون)
(Minimization Theorem)

$$A \cdot B + \bar{A} \cdot B$$

B: عامل مترافق

$$= B(A + \bar{A})$$

Distributive Law

$$= B \cdot 1$$

X + \bar{X} = 1

$$= B$$

X \cdot 1 = X

* صيغة : $A + \bar{A} = 1$

* صيغة : $A \cdot \bar{A} = 0$

$$\blacksquare (A + B)(\bar{A} + B) = B \quad (\text{Minimization Theorem})$$

$$(A + B)(\bar{A} + B)$$

B: عامل مترافق

$$= B + (A \cdot \bar{A})$$

Distributive Law

$$= B + 0$$

X \cdot \bar{X} = 0

$$= B$$

X + 0 = X

Proof of DeMorgan's Laws (1)

- $\overline{X + Y} = \bar{X} \cdot \bar{Y}$ (DeMorgan's Law)
 - We will show that, $\bar{X} \cdot \bar{Y}$, satisfies the definition of the complement of $(X + Y)$, defined as $\overline{X + Y}$ by DeMorgan's Law.
 - To show this, we need to show that $A + A' = 1$ and $(A \cdot A') = 0$ with $A = X + Y$ and $A' = X' \cdot Y'$. This proves that $X' \cdot Y' = \overline{X + Y}$.

- Part 1: Show $X + Y + X' \cdot Y' = 1$

slide(3):

$$*\overline{X+Y}=\bar{X} \cdot \bar{Y}$$

$$\begin{aligned} A + \bar{A} &= (x+y) + \bar{x}\bar{y} \\ &= (\underline{x+y+\bar{x}}) \cdot (\underline{x+y+\bar{y}}) \\ &= (\underline{1+y}) \cdot (\underline{x+1}) \\ &= 1 \cdot 1 = 1. \end{aligned}$$

$$(X+Y) + X' \cdot Y'$$

$$\begin{aligned} &= (X+Y+\underline{X'}) \cdot (X+Y+\underline{Y'}) \\ &= (1+Y) \cdot (X+1) \\ &= 1 \cdot 1 \\ &= 1 \end{aligned}$$

$$\begin{aligned} &\text{Distributive Law} \\ &X + \bar{X} = 1 \\ &X + 1 = 1 \\ &X \cdot 1 = X \end{aligned}$$

slide(3): $\overline{X+Y} = \bar{X} \cdot \bar{Y}$

$$\begin{aligned} A &= x+y. \\ \bar{A} &= \bar{x} \cdot \bar{y}. \end{aligned}$$

$$\begin{aligned} A \cdot \bar{A} &= 0. \\ A + \bar{A} &= 1. \end{aligned}$$

$$*\bar{X} \cdot \bar{Y} = \bar{X} + \bar{Y}$$

$$\begin{aligned} A \cdot \bar{A} &= (x+y) \cdot \bar{x} \cdot \bar{y} \\ &= \bar{x} \cdot \bar{y} \cdot (x+y) \\ &= \underline{\bar{x} \cdot \bar{y}} + \underline{x \cdot y} \\ &= xy + xy = \\ &= 0 + 0 = 0. \end{aligned}$$

Example 3: Boolean Algebraic Proofs

$$\overline{(X + Y)}Z + X\bar{Y} = \bar{Y}(X + Z)$$

$$\overline{(X + Y)}Z + X\bar{Y}$$

$$= X'Y'Z + X.Y'$$

DeMorgan's law (نحوی عکس)

$$= Y'(X'Z + X)$$

Distributive law (عملیات توزیعی)

$$= Y'(X + X'Z)$$

Commutative law (گزینه اکتوو)

$$= Y'(X + Z)$$

Simplification Theorem $A + \bar{A} \cdot B = A + B$.

Boolean Function Evaluation

- $F_1 = xy\bar{z}$
- $F_2 = x + \bar{y}z$
- $F_3 = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}$
- $F_4 = x\bar{y} + \bar{x}z$

* في مثل هذه الأسئلة نخرب ممكناً تكون قيمة الناتج
الناتج (1) أو (0) حسب العبارة وحالة كل ثلاثة أحرف
من حل جميع العبارات لجمع القيم وذلك للسرعة وللأمثلة
الكل.

x	y	z	F_1	F_2	F_3	F_4
0	0	0	0	0	1	0
0	0	1	0	1	0	1
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	1	1	1
1	0	1	0	1	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0

Expression Simplification

- An application of Boolean algebra
- Simplify to contain the smallest number of literals (complemented and uncomplemented variables) *لأقل عدد ممكن .* *لأجل عدم تضليل المتغيرات في التعبير* *have (not) gate.*
- Example: Simplify the following Boolean expression
 - $AB + A'CD + A'BD + A'CD' + ABCD$

$$AB + A'CD + A'BD + A'CD' + ABCD$$

$$= AB + ABCD + A'CD + A'CD' + A'BD \quad \text{Commutative law}$$

$$= AB(1 + CD) + A'C(D + D') + A'BD \quad \text{Distributive law}$$

$$= AB \cdot 1 + A'C \cdot 1 + A'BD \quad 1 + X = 1 \text{ and } X + X' = 1$$

$$= AB + A'C + A'BD \quad X \cdot 1 = X$$

$$= AB + A'BD + A'C \quad \text{Commutative law}$$

$$= B(A + A'D) + A'C \quad \text{Distributive law}$$

$$= B(A + D) + A'C \rightarrow 5 \text{ Literals} \quad \text{Simplification Theorem}$$

Complementing Functions

- Use DeMorgan's Theorem to complement a function:
 1. Interchange AND and OR operators
 2. Complement each constant value and literal
- Example: Complement $F = x'yz' + xy'z'$

$$F' = (x + y' + z)(x' + y + z)$$

- Example: Complement $G = (a' + bc)d' + e$

$$G' = (a(b' + c') + d).e'$$

Example

- Show that $F = x'y' + xy' + x'y + xy = 1$

- Solution1: Truth Table

x	y	F
0	0	1
0	1	1
1	0	1
1	1	1

Note: عند وجود جميع العمليات
البديهية ضلالة الدقائق هنا يعني
أن الجواب دائمًا (1).
العمليات فيها هي:

$$\left\{ \begin{array}{l} \bar{x}\bar{y} \\ \bar{x}y \\ x\bar{y} \\ xy \end{array} \right\}$$

- Solution2: Boolean Algebra

$$\begin{aligned}
 & x'y' + xy' + x'y + xy \\
 &= y'(x' + x) + y(x' + x) \quad \text{Distributive law} \\
 &= y'.1 + y.1 \quad X + X' = 1 \\
 &= y' + y \quad X.1 = X \\
 &= 1 \quad X + X' = 1
 \end{aligned}$$

Examples

- Show that $ABC + A'C' + AC' = AB + C'$ using Boolean algebra.

$$\begin{aligned} & ABC + A'C' + AC' \\ &= ABC + C'(A' + A) \quad \text{Distributive law} \\ &= ABC + C' \cdot 1 \quad X \cdot 1 = X \\ &= ABC + C' \\ &= (AB + C')(C + C') \quad \text{Distributive law} \\ &= (AB + C') \cdot 1 \quad X + X' = 1 \\ &= AB + C' \quad X \cdot 1 = X \end{aligned}$$

- Find the dual and the complement of $f = wx + y'z, 0 + w'z$

- $Dual(f) = (w+x)(y'+z+1)(w'+z)$ *لما في المسئول عن هذا : Note **
- $f' = (w'+x')(y+z'+1)(w+z')$ *هي dual of complement of function*

Minterms

- **Minterms** are AND terms with ***every variable*** present in either **true** or **complemented form**

مُرتبة بالترتيب (ببساطة)
مُنفية (X) مُكمل (X̄)
 - Given that each binary variable may appear normal (e.g., x) or complemented (e.g., \bar{x}), there are 2^n minterms for n variables.
 - **Example:** Two variables (X and Y) produce $2^2 = 4$ combinations:
 - ① XY (both normal)
 - ② $X\bar{Y}$ (X normal, Y complemented)
 - ③ $\bar{X}Y$ (X complemented, Y normal)
 - ④ $\bar{X}\bar{Y}$ (both complemented)
 - Thus there are ***four minterms*** of two variables

Maxterms and Minterms

- Examples: Three variable (X, Y, Z) minterms and maxterms

Index	Minterm (m)	Maxterm (M)
0	$\bar{X}\bar{Y}\bar{Z}$	$X + Y + Z$
1	$\bar{X}\bar{Y}Z$	$X + Y + \bar{Z}$
2	$\bar{X}Y\bar{Z}$	$X + \bar{Y} + Z$
3	$\bar{X}YZ$	$X + \bar{Y} + \bar{Z}$
4	$X\bar{Y}\bar{Z}$	$\bar{X} + Y + Z$
5	$X\bar{Y}Z$	$\bar{X} + Y + \bar{Z}$
6	$X\bar{Y}\bar{Z}$	$\bar{X} + \bar{Y} + Z$
7	$XY\bar{Z}$	$\bar{X} + \bar{Y} + \bar{Z}$

مinterm لـ *
أكبر maxterm
minterm 0 = $\bar{X}\bar{Y}\bar{Z}$
maxterm 0 = $X + Y + Z$
minterm 1 = $\bar{X}\bar{Y}Z$
ومنها

* مinterm : خرج الـ
بعد بناء جميع الأبعاد
عـن كل المـعـلـومـاتـ يـكونـوا
بـعـدـ بـعـدـ فـيـ الـ
complement
maxterm
ـ trueـ فـيـ مـاـهـ الـ

- The index above is important for describing which variables in the terms are true and which are complemented

Standard Order

- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the same order (usually alphabetically) ترتيب أبجدي
- Example:** For variables a, b, c:
 - Maxterms: $(a + b + \bar{c})$, $(a + b + c)$
 - Terms: $(b + a + c)$, $a\bar{c}b$, and $(c + b + a)$ are NOT in standard order.
 - Minterms: $a\bar{b}c$, $a\bar{b}c$, $\bar{a}\bar{b}c$
 - Terms: $(a + c)$, $\bar{b}c$, and $(\bar{a} + b)$ do not contain all variables

* مinterm : هو تعبير يحتوي على جميع الألفابيتات (متغيرات) في السؤال و يكون فيه جميع المتغيرات بالترتيب الألغيري .

Index Example: Three Variables

* for minterm: 0 → complemented.
 1 → true. } * for maxterm: 0 → true.
 1 → complemented.

Index (Decimal)	Index (Binary) $n = 3$ Variables	Minterm (m)	Maxterm (M)
0	000	$m_0 = \bar{X}\bar{Y}\bar{Z}$	$M_0 = X + Y + Z$
1	001	$m_1 = \bar{X}\bar{Y}Z$	$M_1 = X + Y + \bar{Z}$
2	010	$m_2 = \bar{X}Y\bar{Z}$	$M_2 = X + \bar{Y} + Z$
3	011	$m_3 = \bar{X}Y\bar{Z}$	$M_3 = X + \bar{Y} + \bar{Z}$
4	100	$m_4 = X\bar{Y}\bar{Z}$	$M_4 = \bar{X} + Y + Z$
5	101	$m_5 = X\bar{Y}Z$	$M_5 = \bar{X} + Y + \bar{Z}$
6	110	$m_6 = XY\bar{Z}$	$M_6 = \bar{X} + \bar{Y} + Z$
7	111	$m_7 = XYZ$	$M_7 = \bar{X} + \bar{Y} + \bar{Z}$

* الفرق فقط 4 و 5 زیاده عدد اطمینان

i (Decimal)	i (Binary) $n = 4$ Variables	m_i	M_i
0	0000	$\bar{a}\bar{b}\bar{c}\bar{d}$	$a + b + c + d$
1	0001	$\bar{a}\bar{b}\bar{c}d$	$a + b + c + \bar{d}$
3	0011	$\bar{a}\bar{b}cd$	$a + b + \bar{c} + \bar{d}$
5	0101	$\bar{a}b\bar{c}d$	$a + \bar{b} + c + \bar{d}$
7	0111	$\bar{a}bcd$	$a + \bar{b} + \bar{c} + \bar{d}$
10	1010	$a\bar{b}cd$	$\bar{a} + b + \bar{c} + d$
13	1101	$ab\bar{c}d$	$\bar{a} + \bar{b} + c + \bar{d}$
15	1111	$abcd$	$\bar{a} + \bar{b} + \bar{c} + \bar{d}$

Minterm and Maxterm Relationship

- Review: DeMorgan's Theorem
 - $\overline{x \cdot y} = \bar{x} + \bar{y}$ and $\overline{x + y} = \bar{x} \cdot \bar{y}$
- Two-variable example:
 - $M_2 = \bar{x} + y$ and $m_2 = x \cdot \bar{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{\bar{x} + y} = \bar{\bar{x}} \cdot \bar{y} = x \cdot \bar{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{x \cdot \bar{y}} = \bar{x} + \bar{\bar{y}} = \bar{x} \cdot y$
 - Thus, M_2 is the complement of m_2 and vice-versa
- Since DeMorgan's Theorem holds for n variables, the above holds for terms of n variables:

$$M_i = \overline{m_i} \text{ and } m_i = \overline{M_i}$$

- Thus, M_i is the complement of m_i and vice-versa

Function Tables for Both

- Minterms of 2 variables:

* كل مinterم يكون الرقم (1) موجود بمجاله ولهي أصغر (0)

* نلاحظ بأن الرقم (1) قليل كثيراً لذاك minterm

xy	m_0	m_1	m_2	m_3
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1

عمر
يعقوب
عمر
يعقوب

- Maxterms of 2 variables:

* كما عالنا سابقاً بأن $M_i = \bar{m}_i$ حيث M_i أنت معاكس m_i .

* نلاحظ بأن الرقم (1) سأد كثيراً لذاك maxterm

xy	M_0	M_1	M_2	M_3
00	0	1	1	1
01	1	0	1	1
10	1	1	0	1
11	1	1	1	0

- Each column in the maxterm function table is the complement of the column in the minterm function table since M_i is the complement of m_i . $M_i = \bar{m}_i$ / $\bar{M}_i = m_i$

Observations

- In the function tables:
 - Each **minterm** has one and only one 1 present in the 2^n terms (a minimum of 1s). All other entries are 0.
 - Each **maxterm** has one and only one 0 present in the 2^n terms. All other entries are 1 (a maximum of 1s).
- We can implement any function by
 - "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function.
 - "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function.
- This gives us two canonical forms for stating any Boolean function:
 - **Sum of Minterms (SOM)** $\rightarrow f(x,y) = \bar{x}\bar{y} + x\bar{y}$.
 - **Product of Maxterms (POM)**

Minterm Function Example

- Example: Find $F_1 = m_1 + m_4 + m_7$
- $F_1 = x'y'z + xy'z' + xyz \rightarrow$ (Some of minterm)
مinterm (1) با(x'y'z)
maxterm (0) با(xyz)
جواب (1) با(m₁)
و جواب (0) با(m₄, m₇)

xyz	Index	$m_1 + m_4 + m_7 = F_1$
000	0	$0 + 0 + 0 = 0$
001	1	$1 + 0 + 0 = 1$
010	2	$0 + 0 + 0 = 0$
011	3	$0 + 0 + 0 = 0$
100	4	$0 + 1 + 0 = 1$
101	5	$0 + 0 + 0 = 0$
110	6	$0 + 0 + 0 = 0$
111	7	$0 + 0 + 1 = 1$

Minterm Function Example

$$\blacksquare F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$$

أرقام المترم (maxterm) الذين قيمتهم = صفر وهم (٣٤، ١٧، ٩، ٢).

$$\blacksquare F(A, B, C, D, E) = A'B'C'DE' + A'BC'D'E \\ + AB'C'D'E + AB'CDE$$

* علاطفة - أرقام المترم (maxterms) تخبرنا عن الأماكن التي يكون فيها الـ (function) = صفر . (٠)

وكذلك أرقام المترم (minterms) تخبرنا عن الأماكن التي تكون فيها الـ (function) = واحد . (١)

Maxterm Function Example

- Example: Implement F_1 in maxterms:

- $F_1 = M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6$ ($0, 2, 3, 5, 6$) مجموعات الأصوات
maxterms of truth table
- $F_1 = (x + y + z) \cdot (x + y' + z) \cdot (x + y' + z') \cdot (x' + y + z') \cdot (x' + y' + z)$

xyz	Index	$M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6 = F_1$
000	0	0 · 1 · 1 · 1 · 1 = 0
001	1	1 · 1 · 1 · 1 · 1 = 1
010	2	1 · 0 · 1 · 1 · 1 = 0
011	3	1 · 1 · 0 · 1 · 1 = 0
100	4	1 · 1 · 1 · 1 · 1 = 1
101	5	1 · 1 · 1 · 0 · 1 = 0
110	6	1 · 1 · 1 · 1 · 0 = 0
111	7	1 · 1 · 1 · 1 · 1 = 1

Canonical Sum of Minterms

- Any Boolean function can be expressed as a Sum of Minterms (SOM):
 - For the function table, the minterms used are the terms corresponding to the 1's
 - For expressions, expand all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term $(v + \bar{v})$
- Example: Implement $f = x + \bar{x}\bar{y}$ as a SOM?
not(SOM) but (SOP):
 - 1. Expand terms $\rightarrow f = x(y + \bar{y}) + \bar{x}\bar{y}$ (Some of products)
 - 2. Distributive law $\rightarrow f = xy + x\bar{y} + \bar{x}\bar{y}$
 - 3. Express as SOM $\rightarrow f = \overbrace{m_3}^{(1)} + \overbrace{m_2}^{(2)} + \overbrace{m_0}^{(0)}$ $= m_0 + m_2 + m_3$
! by using selected products

Shorthand SOM Form

- From the previous example, we started with:
 - $F = A + \bar{B}C$
- We ended up with:
 - $F = m_1 + m_4 + m_5 + m_6 + m_7$
- This can be denoted in the *formal shorthand*:
 - $F(A, B, C) = \sum_m(1, 4, 5, 6, 7)$
(variables) (sum)
- Note that we explicitly show the standard variables in order and drop the “m” designators.

Canonical Product of Maxterms

- Any Boolean Function can be expressed as a Product of Maxterms (POM):
 - For the function table, the maxterms used are the terms corresponding to the 0's
 - For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second distributive law , "ORing" terms missing variable v with $(v \cdot \bar{v})$ and then applying the distributive law again
- Example: Convert $f(x, y, z) = x + \bar{x}\bar{y}$ to POM?
 - Distributive law $\rightarrow f = (x + \bar{x}) \cdot (x + \bar{y}) = x + \bar{y}$
 - ORing with missing variable (z) $\rightarrow f = x + \bar{y} + z \cdot \bar{z}$
 - Distributive law $\rightarrow f = (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z})$
 - Express as POS $\rightarrow f = M_2 \cdot M_3$

Another POM Example

- Convert $f(A, B, C) = AC' + BC + A'B'$ to POM?
- Use $x + yz = (x + y) \cdot (x + z)$, assuming $x = AC' + BC$ and $y = A'$ and $z = B'$
 - $f(A, B, C) = (AC' + BC + A') \cdot (AC' + BC + B')$
- Use Simplification theorem to get:
 - $f(A, B, C) = (BC + A' + C') \cdot (AC' + B' + C)$
- Use Simplification theorem again to get:
 - $f(A, B, C) = (A' + B' + C') \cdot (A + B' + C) = M_5 \cdot M_2$
 - $f(A, B, C) = M_2 \cdot M_5 = \prod_M(2,5) \Rightarrow \underline{\text{Shorthand POM form}}$

(multiply) (write)

Function Complements

- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Example: Given $F(x, y, z) = \sum_m(1, 3, 5, 7)$, find complement \bar{F} as SOM and POM?
• $\bar{F}(x, y, z) = \sum_m(0, 2, 4, 6)$ (SOM)
• $\bar{F}(x, y, z) = \prod_M(1, 3, 5, 7)$ (POM)

$$f(x, y, z) = \sum_m(1, 3, 5, 7) = \prod_M(0, 2, 4, 6).$$
$$\bar{f}(x, y, z) = \sum_m(0, 2, 4, 6) = \prod_M(1, 3, 5, 7).$$

Conversion Between Forms


- To convert between sum-of-minterms and product-of-maxterms form (or vice-versa) we follow these steps:
 - Find the function complement by swapping terms in the list with terms not in the list.
 - Change from products to sums, or vice versa.
 - Example:** Given F as before: $F(x, y, z) = \sum_m(1, 3, 5, 7)$
 - Form the Complement:
 $\bar{F}(x, y, z) = \sum_m(0, 2, 4, 6)$
 - Then use the other form with the same indices – this forms the complement again, giving the other form of the original function:
 $F(x, y, z) = \prod_M(0, 2, 4, 6)$
- * لكي توصل من المinterm إلى maxterm بدلالة function
لـ function معين: مثلاً لدينا function بدلالة المinterm
ونريد تحويله إلى maxterm . وننزل المinterm function بدلالة المinterm
minterm بدلالة المinterm . وننزل المinterm function بدلالة المinterm
maxterm بدلالة المinterm .
* مع مراعاة عدد الـ (Variables). لأن عدده (maxterm/minterm) هو 2^n .

Important Properties of Minterms

- Maxterms are seldom used directly to express Boolean functions * مinterms are used more than Maxterms.
 - * في (function) المضمنة (complement) الموجودة بالـ (maxterm) (minterm) كل الـ (function) الموجودة بالـ (minterm) كل الـ (minterm) الموجودة بالـ (maxterm) كل الـ (function) الموجودة بالـ (minterm) كل الـ (maxterm) الموجودة بالـ (function) كل الـ (minterm) الموجودة بالـ (maxterm)
- Minterms properties:
 - For n Boolean variables, there are 2^n minterms (0 to $2^n - 1$)
 - Any Boolean function can be represented as a logical sum of minterms (SOM)
 - The complement of a function contains those minterms not included in the original function *
 - A function that include all the 2^n minterms is equal to 1
 - $f(x,y) = \sum_m (0,1,2,3)$ → The function contains all (2^n) then it equals to (1).
 - * تجتمع المinterms كلها على جملة عاشر المinterms كلها
 - (1) = function (maxterms) و تكون جواب المinterms كلها
 - و (1) = function (complement) هو (0) دائم.


Standard Forms

- Standard Sum-of-Products (SOP) form: equations are written as an OR of AND terms $f(x,y) = (x \cdot y) + (\bar{x} \cdot y) + (x \cdot \bar{y}) + (\bar{x} \cdot \bar{y})$ (SOP)
- Standard Product-of-Sums (POS) form: equations are written as an AND of OR terms $f(x,y) = (x+y) \cdot (\bar{x}+y) \cdot (x+\bar{y}) \cdot (\bar{x}+\bar{y})$ (POS)
* لا يشترط فيه احتواء جميع الحروف على جميع المتغيرات.
- **Examples:**
 - SOP: $ABC + A\bar{B}\bar{C} + B$ → not (SOP)
 - POS: $(A + B) \cdot (A + \bar{B} + \bar{C}) \cdot C$ → not (POS)
- **These “mixed” forms are neither SOP nor POS**
 - $(AB + C)(A + \bar{C})$ } مصادر OR و AND (SOP) و (POS)
 - $AB\bar{C} + AC(A + B)$ } التوزيع يعني (SOP) او (POS)
(OR) (and) ولكن كمل هذه صنفها مصدر مصادر.



Standard Sum-of-Products (SOP)

- A sum of minterms form for n variables can be written down directly from a truth table
- Implementation of this form is a two-level network of gates such that:
 - The first level consists of n -input AND gates, and $\text{Variables} = n = (\text{inputs})$
 - The second level is a single OR gate (with fewer than 2^n inputs)
- This form often can be simplified so that the corresponding circuit is simpler



Standard Sum-of-Products (SOP)

- A Simplification Example: $F(A, B, C) = \sum_m(1, 4, 5, 6, 7)$
- Writing the minterm expression:
 - $F(A, B, C) = A'B'C + AB'C' + AB'C + ABC' + ABC$
- Simplifying using boolean Algebra:

:(pos/pdn) \Rightarrow (design) \Rightarrow dsn *

$A'B'C + AB'C' + AB'C + ABC' + ABC$

 $= A'B'C + AB'(C' + C) + AB(C' + C)$
 $= A'B'C + AB' + AB$
 $= A'B'C + A(B' + B)$
 $= A'B'C + A$
 $= A + B'C$

* number of Maxterms in the function.

(minterm) \Rightarrow (function) \Rightarrow (truth table) \Rightarrow (Simplify) \Rightarrow (inputs) \Rightarrow

$m_1 + m_4 + m_5 + m_6 + m_7$ \Rightarrow (SOM) \Rightarrow (use the laws & theorems) \Rightarrow (SOP) \Rightarrow (inputs)



$X + X' = 1$ \Rightarrow (Distributive law) \Rightarrow (Simplification Theorem) \Rightarrow (slide) \Rightarrow

- Simplified F contains 3 literals compared to 15 in minterm F

Variables = n (OR gate) \Rightarrow inputs \Rightarrow number of maxterms \Rightarrow (and gate) \Rightarrow inputs \Rightarrow pos

AND/OR Two-level Implementation of SOP Expression

- The two implementations for F are shown below – it is quite apparent which is simpler!



لتحليل مدخل (circuit) *
لتحليل مدخل (circuit)


converting
for simplification

two levels
(and gate) then (OR gate)


ولكن هذه مبنية أكثر
وعدد البوابات أقل لعمل
(cost)

Two-level Implementation

- Draw the logic diagram of the following boolean function:
 - $f = AB + C(D + E)$



- Represent the function using two-level implementation:
 - $f = AB + CD + CE \rightarrow SOP$



SOP and POS Observations

- The previous examples show that:
 - Canonical Forms (Sum-of-minterms, Product-of-Maxterms), or other standard forms (SOP, POS) differ in complexity
 - Boolean algebra can be used to manipulate equations into simpler forms.
 - Simpler equations lead to simpler two-level implementations
 - Questions:
 - How can we attain a “simplest” expression?
 - Is there only one minimum cost circuit?
 - The next part will deal with these issues.
- * العويمون في المقابلة
* مقارنة في العويمون
.cost)

Literal Cost (L)

- **Literal:** a variable or its complement هي متغير خالص أو مكمله
- **Literal cost (L):** the number of literal appearances in a Boolean expression corresponding to the logic circuit diagram
- Examples:
 - $F = BD + AB'C + AC'D'$
 - $L = 8$ (Minimum cost → Best solution)
 - $F = BD + AB'C + AB'D' + ABC'$
 - $L = 11$
 - $F = (A + B)(A + D)(B + C + D')(B' + C' + D)$
 - $L = 10$

كلمة الأهمية
هو نفسه عدد
Variables


Gate Input Cost (G)

- **Gate input cost (G):** the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (**G: inverters not counted, GN: inverters counted**)
- For SOP and POS equations, it can be found from the equation(s) by finding the sum of:
 - All literal appearances (L)
 - The number of terms excluding single literal terms, (G) and
 - optionally, the number of distinct complemented single literals (GN).
- Examples:
 - $F = BD + AB'C + AC'D'$ \rightarrow number of terms = 3, number of variables complemented (inverters) = 3. $\rightarrow G = 11, GN = 14$ (Minimum cost \rightarrow Best solution)
 - $F = BD + AB'C + AB'D' + ABC'$
 - $G = 15, GN = 18$
 - $F = (A + B)(A + D)(B + C + D')(B' + C' + D)$ * 4 terms.
 - $G = 14, GN = 17$
 - * 10 number of variables
 - * Complemented variables: 3

Cost Criteria (continued)


- Example 1:
 - $\mathbf{F} = \mathbf{A} + \mathbf{B}$

$$\begin{aligned} \text{GN} &= \text{G} + 2 = 9 \\ \text{L} &= 5 \quad (\bullet) \quad (\heartsuit) \\ \text{G} &= \text{L} + 2 = 7 \end{aligned}$$



*Example:-

$$ABC + \bar{C}$$



فِي نَفْسِكَ عَدَدُ الـ (complement) (Variables) وَجَمِيعُهُمُ الـ (G) (S+N)

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Cost Criteria (continued)

- Example 2:

- $F = (A, B, C, D) = (ABC + D').C'$

- $L = 5$


- $G = 5 + 2 = 7 \rightarrow$ because distributive law. $\overline{ABC} + \overline{D}.$
 term① term②

- $GN = 7 + 2 = 9$

* L = variables = inputs number of D

* GN = $G +$ number of variables inverted.


* G_1 = $L +$ number of terms
that contains
more than one
variable.



$$GN = G_1 + 2$$

Cost Criteria (continued)

- Example 3:
- $F = A B C + \bar{A} \bar{B} \bar{C}$
- $L = 6, G = 8, GN = 11$
- $F = (A + \bar{C})(\bar{B} + C)(\bar{A} + B)$
- $L = 6, G = 9, GN = 12$
- Same function and same literal cost. Same variables number.
- But first circuit has better gate input count and better gate input count with NOTs
- Select it!



Chapter 2 - Part 2

9

Chapter 2 - Part 2

11

Karnaugh Maps (K-map)

- A K-map is a collection of squares
- Graphical representation of the truth table
- Each square represents a minterm, or a maxterm, or a row in the truth table
- For n-variable, there are 2^n squares
- The collection of squares is a graphical representation of a Boolean function
- Adjacent squares differ in the value of one variable
- Alternative algebraic expressions for the same function are derived by recognizing patterns of squares

Two Variable Maps

■ A 2-variable Karnaugh Map:

- Note that minterm m_0 and minterm m_1 are "adjacent" and differ in the value of the variable y.
- Similarly, minterm m_0 and minterm m_2 differ in the x variable.
- Also, m_1 and m_3 differ in the x variable as well.
- Finally, m_2 and m_3 differ in the value of the variable y.

	$y = 0$	$y = 1$
$x = 0$	$m_0 = \bar{x}\bar{y}$	$m_1 = \bar{x}y$
$x = 1$	$m_2 = x\bar{y}$	$m_3 = xy$

* كل مربعين متجاورين يختلفون في (variable) واحد.

K-Map and Truth Tables

$2^n =$ عدد المربعات

$2^n =$ rows and columns.

- The K-Map is just a different form of the truth table
- Example: Two variable function
 - We choose a,b,c and d from the set {0,1} to implement a particular function, $F(x, y)$

Implementation of a function:
Truth table. $\xrightarrow{\text{K-maps}}$

Input Values (x, y)	$F(x, y)$
0 0	a
0 1	b
1 0	c
1 1	d

Truth Table

$x \backslash y$	$y = 0$	$y = 1$
$x = 0$	00 a	01 b
$x = 1$	10 c	11 d

Same implementation K-Map
for the function.

K-Map Function Representation

- Example: $F(x, y) = x$

$2^2 = 4$ squares and 4 ~~squares~~

		$F(x, y) = x$	$y = 0$	$y = 1$
		$x = 0$	0	0
		$x = 1$	1	1

- For function $F(x, y)$, the two adjacent cells containing 1's can be combined using the Minimization Theorem:

$$x(\bar{y} + y) \leftarrow F(x, y) = x\bar{y} + xy = x$$

$$x \cdot 1 = \boxed{x}$$

* Example ②: $F(x, y) = y$.
 $\sum_m (1, 3) \rightarrow$ function $f_1(1)$

		$F(x, y) = y$	$y = 0$	$y = 1$
		$x = 0$	$\bar{x}y = m_0$	$xy = m_1$
		$x = 1$	$\bar{x}y = m_2$	$xy = m_3$

Chapter 2 - Part 2

15

K-Map Function Representation

- Example: $G(x, y) = x + y$

$$f(x, y) = \sum_m (1, 2, 3) \rightarrow$$

$$\bar{x}y + x\bar{y} + xy \rightarrow$$

$$xy + x(y + \bar{y}) \rightarrow$$

$$x + \bar{x}y = x + y \text{ (simplification theorem).}$$

		$y = 0$	$y = 1$	
		$x = 0$	0	1
		$x = 1$	1	1
(x)	(y)			

مُسْرِل (y)
سَهْل (x)

- For $G(x, y)$, two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

$$G(x, y) = (x\bar{y} + xy) + (\bar{x}y + xy)$$

$$G(x, y) = x + y$$

$$\begin{array}{|c|c|c|} \hline & m_1 & \\ \hline m_0 & 1 & \\ \hline & m_2 & m_3 \\ \hline \end{array} : \bar{x}y + xy \rightarrow y(\bar{x} + x) = y \cdot 1 = y$$

$$\begin{array}{|c|c|c|} \hline & m_1 & \\ \hline m_0 & 1 & \\ \hline & m_2 & m_3 \\ \hline \end{array} : x\bar{y} + x^y \rightarrow x(\bar{y} + y) = x \cdot 1 = x$$

Three Variable Maps

- A three-variable K-map:

	$yz = 00$	$yz = 01$	$yz = 11$	$yz = 10$
$x = 0$	m_0	m_1	m_3	m_2
$x = 1$	m_4	m_5	m_7	m_6

- Where each minterm corresponds to the product terms:

$$F(x,y,z) = \sum M(0,1,3,4) \rightarrow \text{zeros}$$

minterms.

	$yz = 00$	$yz = 01$	$yz = 11$	$yz = 10$
$x = 0$	$\bar{x}\bar{y}\bar{z}$	$\bar{x}\bar{y}z$	$\bar{x}yz$	$\bar{x}y\bar{z}$
$x = 1$	$x\bar{y}\bar{z}$	$x\bar{y}z$	xyz	$xy\bar{z}$

$$f(x,y,z) = \sum m(2,5,6,7) \rightarrow \text{ones}$$

minterms.

$(m_3 \Rightarrow m_2) \text{ and } (m_7 \Rightarrow m_6)$


- Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map

Alternative Map Labeling

- Map use largely involves:
 - Entering values into the map, and
 - Reading off product terms from the map
- Alternate labelings are useful:

\bar{X}	\bar{Y}	Y	
0	1	3	2
X	4	5	7
\bar{Z}	Z	\bar{Z}	

by default : $\bar{x}\bar{y}z = 000$



Example Functions

- By convention, we represent the minterms of F by a "1" in the map and leave the minterms of \bar{F} blank (◎).

- Example:

- $F(x, y, z) = \sum_m(2, 3, 4, 5)$
 $\bar{F} = \text{all } \rightarrow \text{TIM } \{0\} \Rightarrow \{6, 7\}$

	0	1	3	2
0	0	0	1	1
X	4	5	7	6
1	1	1	0	0

most significant = Z
least significant = X

- Example:

- $G(a, b, c) = \sum_m(3, 4, 6, 7)$

	0	1	3	2
0	0	0	1	0
a	4	5	7	6
1	0	1	1	1

(zeros by default)
b
c

$2^3 = 3 \text{ variables}$.

- Learn the locations of the 8 indices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries.

Functions

(ones) \rightarrow

Enter the function on the K-Map

- Function can be given in truth table, shorthand notation, SOP, ... etc
- Example:
 - $F(x, y) = \bar{x} + xy$
 - $F(x, y) = \Sigma_m(0, 1, 3)$

$2^2 = 4$ squares
the (k-map)
will be.

x	y	$F(x, y)$
0	0	1
0	1	1
1	0	0
1	1	1

		y
x	0	1
0	1	1
1	0	1

Combining squares for simplification

- Rectangles that include power of 2 squares {1, 2, 4, 8, ...}
- Goal: Fewest rectangles that cover all 1's \rightarrow as large as possible

Determine if any rectangle is not needed

(not essential)

Read-off the SOP terms

مخرجات موجة (العنوان) موجة مدخلات موجة


Chapter 2 - Part 2

Combining Squares

- By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria
- * ■ On a 2-variable K-Map: $F(x, y)$.
 - One square represents a minterm with two variables
 - Two adjacent squares represent a product term with one variable
 - Four "adjacent" terms is the function of all ones (no variables) = 1. $2^2 = 4$
- * ■ On a 3-variable K-Map: $F(x, y, z)$
 - One square represents a minterm with three variables
 - Two adjacent squares represent a product term with two variables
 - Four "adjacent" terms represent a product term with one variable
 - Eight "adjacent" terms is the function of all ones (no variables) = 1. $2^3 = 8$

Example: Combining Squares

- Example: $F(x, y, z) = \sum_m(2, 3, 6, 7)$
- $F(x, y, z) = \bar{x}y\bar{z} + \bar{x}yz + xyz + x\bar{y}\bar{z}$
- Using Distributive law
 - $F(x, y, z) = \bar{x}y + xy$ By Boolean Expressions using theorems.



* when we have a function with (2 variables)

- عندما يكون لدينا (1) ولا يتحقق مع (1) خروجاً ← يكون تابعه بمتغيرين.

(2) عندما يكون لدينا (1) مبنية مع (1) أخرى. \rightarrow يكون عددها ينحصر واحد.

(3) عندما يكون لدينا (1) مبنية مع (2 و اخر) أخرى. \rightarrow يكون عددها ينحصر بـ (عدد اُولى).

- Using Distributive law again
 - $F(x, y, z) = y$ (1 variable) \rightarrow يكون عددها ينحصر واحد. (2 variables)
- Thus, the four adjacent terms that form a 2×2 square correspond to the term "y"

* عدّ جميع ال (ones) معاً يعطّي كل مرسّع عدد ال Variables.


Three-Variable Maps

- Reduced literal product terms for SOP standard forms correspond to rectangles on K-maps containing cell counts that are powers of 2
** عدد الones الذي يحوي العدد (2ⁿ) يجب أن يكون متساوياً*
- Rectangles of 2 ^(Squares) cells represent 2 adjacent minterms
- Rectangles of 4 cells represent 4 minterms that form a “pairwise adjacent” ring
- Rectangles can contain non-adjacent cells as illustrated by the “pairwise adjacent” ring above

Three-Variable Maps

- Example shapes of 2-cell rectangles:

مثلاً (x, y, z) القيم
((least significant)) ((most significant))



- Read-off the product terms for the rectangles shown:

$$\bullet \text{Rect}(0,1) = \bar{X}\bar{Y}$$

$$\bullet \text{Rect}(0,2) = \bar{X}Z$$

$$\bullet \text{Rect}(3,7) = Y\bar{Z}$$

Four Variable Terms


- Four variable maps can have rectangles corresponding to:

- A single 1: 4 variables (i.e. Minterm) which means: $F = (4)$ variables.
- Two 1's: 3 variables \leftarrow كل صورة تقبل مقدار $F = (3)$ variables.
- Four 1's: 2 variables \leftarrow الممرين يقبلون $F = (2)$ variables
- Eight 1's: 1 variable \leftarrow الممرين يقبلون $F = (1)$ variable
- Sixteen 1's: zero variables (function of all ones) $F = 1$.


- - - $2^4 / 2^3 / 2^2 / 2^1 / 2^0$ \rightarrow power of(2) \rightarrow (1) \rightarrow $\sum m_0$
- - - 16 8 4 2 1 \rightarrow of cells عدد الخلايا \rightarrow rectangles مربعات

Four-Variable Maps

- Example shapes of 4-cell rectangles:



▪ $F(W, X, Y, Z) = \sum_m(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$




$$F(W, X, Y, Z) = XZ + \bar{X}\bar{Z} + \bar{W}X$$

Chapter 2 - Part 2

Four-Variable Map Simplification

- $F(W, X, Y, Z) = \sum_m(3, 4, 5, 7, 9, 13, 14, 15)$



$$F(W, X, Y, Z) = \bar{W}YZ + \bar{W}X\bar{Y} + WXY + W\bar{Y}Z$$

Systematic Simplification

term.

* Implicant \equiv term.


Essential.
Non-Essential.

Prime Implicant: is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2 * the maximum possible number of adjacent terms. (ones) اهم المربعات الممتعة التي تغطي جميع المinterms.

- A prime implicant is called an **Essential Prime Implicant** if it is the only prime implicant that covers (includes) one or more minterms
- Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map
- A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

Example of Prime Implicants

- Find ALL Prime Implicants




Prime Implicant Practice

- Find all prime implicants for:

$$F(A, B, C, D) = \sum_m (0, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$$

- Prime Implicants: [Essentials].

- A
- $\bar{B}C$
- $\bar{B}\bar{D}$



Another Example

- Find all prime implicants for:

$$G(A, B, C, D) = \sum_m (0, 2, 3, 4, 7, 12, 13, 14, 15)$$

- Hint: There are seven prime implicants!

- #### ■ Prime Implicants:

- AB ✓ the only one (Essential).
 - BCD ✓
 - $B\bar{C}\bar{D}$ ✓
 - $\bar{A}CD$ ✓
 - $\bar{A}\bar{C}\bar{D}$ ✓
 - $\bar{A}\bar{B}C$ ✓
 - $\bar{A}\bar{B}\bar{D}$ ✓


} كل واحد (one) مدخل *
باكتير مدخل مرة أخرى
(non-essential)

لئن عددهم كثير
بالامتحان فبتحدى
عدهم مالسؤال.


جامعة الملك عبد الله			
عمر عبد الله المسؤول.			
0	1	3	2
1		1	1
4	5	7	6
1		1	
12	13	15	14
1	1	1	1
A	8	9	11
D			10
B			

Selection Rule Example

- Simplify $F(A, B, C, D)$ given on the K-map



Prime Implicants



Essential and Selected Non-essential Prime Implicants

مُفْلِسٌ أَوْ مُفْلِسٌ (ones) يُعَدُّ الْأَوْلَى (prime implicants) \rightarrow * not prime implicant.
 \rightarrow a prime implicant.

Computer Design Fundamentals, 4e
Silberschatz
Education, Inc.

Chapter 2 - Part 2

40

Product of Sums Example

- Find the optimum POS solution for: $\sum m(1,3,9,11,12,13,14,15)$

$$F(A, B, C, D) = \sum_m (1, 3, 9, 11, 12, 13, 14, 15)$$

* Solution:

- Find optimized SOP for \bar{F} by combining 0's in K-Map of F
- Complement \bar{F} to obtain optimized POS for F
- $\bar{F}(A, B, C, D) = \bar{A}B + \bar{B}\bar{D}$
- Using Demorgan's Law:

$$F(A, B, C, D) = (A + \bar{B})(B + D)$$

		C			
		0	1	3	2
		0	1	1	0
		4	5	7	6
		0	0	0	0
		12	13	15	14
		1	1	1	1
		8	9	11	10
		0	1	1	0
		A	B	C	D

Chapter 2 - Part 2

41

Example

- Find the optimum POS and SOP solution for:

$$F(A, B, C, D) = \prod_{M(1, 3, 8, 9, 10, 11, 12, 13)} (0, 2, 4, 5, 6, 7)$$

- POS solution (Red):

- Find optimized SOP for \bar{F} by combining 0's in K-Map of F
- Complement \bar{F} to obtain optimized POS for F


$$\bar{F}(A, B, C, D) = \bar{A}B + \bar{A}\bar{D}$$

$$F(A, B, C, D) = \overline{(A + \bar{B})(A + D)}$$

- SOP solution (Blue):

- Combining 1's in K-Map of F

$$F(A, B, C, D) = A + \bar{B}D$$



Chapter 2 - Part 2

DON'T CARES in K-Maps


- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known:
 - the input values for the minterm will never occur, or
 - The output value for the minterm is not used
- In these cases, the output value is defined as a "don't care"
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- Example: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms cannot be replaced with 1's or 0's because that would require the function to be always 1 or 0 for the associated input combination

Chapter 2 - Part 2

43

Example: BCD “5 or More”


- The map below gives a function $F(w, x, y, z)$ which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:
- If don't cares are treated as 1's (Red):
 - $F_1(w, x, y, z) = w + xy + xz$
 - $G = 7$ $L = 5$
- If don't cares are treated as 0's (Blue):
 - $F_2(w, x, y, z) = \bar{w}xz + \bar{w}xy + w\bar{x}\bar{y}$
 - $G = 12$ $L = 9$
- For this particular function, cost G for the POS solution for $F(w, x, y, z)$ is not changed by using the don't cares
 - Choose the one less inverters (i.e. less GN)



(العنوان) (الدالة) (ones) (أو) (كون عينات في الـ) \oplus

Selection Rule Example with Don't Cares

- Simplify $F(A, B, C, D)$ given on the K-map.



$$* f(A, B, C, D) = \bar{A}B + \bar{B}C + A\bar{B}D.$$

$G_1 = 10$. $G_1N = 18$.

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

✓ Minterms covered by essential prime implicants

$$* f(A, B, C, D) = \bar{A}B + \bar{B}C + A\bar{B}D$$

$$G_1 = 10 \quad G_1N = 12 \rightarrow \text{(inventors)}$$

Chapter 2 - Part 2

45

Product of Sums with Don't Care Example

- Find the optimum POS solution for:

$$F(A, B, C, D) = \sum_m (3, 9, 11, 12, 13, 14, 15) + \sum_d (1, 4, 6) \rightarrow \text{don't cares (X)}$$

				<i>C</i>
				0
				1
	0	X	1	0
	X	0	0	X
	12	13	15	14
<i>A</i>	1	1	1	1
	8	9	11	10
	0	1	1	0
				<i>D</i>

				<i>C</i>
				0
				1
	0	X	1	0
	X	0	0	X
	12	13	15	14
<i>A</i>	1	1	1	1
	8	9	11	10
	0	1	1	0
				<i>D</i>

~~* $F_{SOI} = AB + \bar{B}D$. \rightarrow (Cones)~~

$$\bar{F}(A, B, C, D) = \bar{A}\bar{B} + \bar{B}\bar{D}$$

$$F(A, B, C, D) = (A + \bar{B})(B + D)$$

- Don't Cares


Five Variable or More K-Maps

- For five variable problems, we use *two adjacent K-maps*. It becomes harder to visualize adjacent minterms for selecting PIs. You can extend the problem to six variables by using four K-Maps.

$$2^5 = 32 = \\ \text{two K-maps} \\ 4 \text{ variables in} \\ \text{each} \rightarrow 16 \\ 16$$

$VWXYZ:$
000000 (0)

011111 (15)
100000 (16)
111111 (31)



Other Gate Types

- **Why?**

- Implementation feasibility and low cost
- Power in implementing Boolean functions
- Convenient conceptual representation


- **Gate classifications:**

- **Primitive gate:** a gate that can be described using a single primitive operation type (AND or OR) plus an optional inversion(s). (NOT) (and & not & or & not). (AND, OR, buffer)
- **Complex gate:** a gate that requires more than one primitive operation type for its description (XOR, XNOR) (and & or)

Buffer

- A **buffer** is a gate with the function $F = X$:

كأنه سلك لا يغير في
قيمة ١
أيضاً
(inputs) :
inputs = outputs.




$$F = \overline{\overline{X}} = X$$

X	F
0	0
1	1

- In terms of Boolean function, a buffer is the same as a connection! (wire) ماضي لا يغير
قيمة ١
(inputs)
- So why use it?
 - A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation (signal معروض)
 - Protection and isolation between circuits

NAND Gate

- The NAND gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0

- NAND represents NOT-AND, i.e., the AND function with a NOT applied. The symbol shown is an AND-Invert. The small circle ("bubble") represents the invert function



NAND Gates (continued)


- Universal gate:** a gate type that can implement any Boolean function. The NAND gate is a universal gate:

$$F = (\overline{X \cdot Y}) \cdot (\overline{X \cdot Y})$$


Demorgan's law:

$$(\overline{X \cdot Y}) + (\overline{X \cdot Y}) =$$


$$(\overline{X \cdot Y}) + (\overline{X \cdot Y}) = (X \cdot Y)$$



* AND using NAND



* Inverter using NAND



* OR using NAND



~~$$\begin{aligned} & F = (\overline{X \cdot Y}) + (\overline{X \cdot Y}) \\ & (\overline{X \cdot Y}) + (\overline{X \cdot Y}) = (X \cdot Y) \\ & (X \cdot Y) + (X \cdot Y) = (X \cdot Y) \end{aligned}$$~~

~~$$\begin{aligned} & F = (\overline{X \cdot Y}) + (\overline{X \cdot Y}) \\ & (\overline{X \cdot Y}) + (\overline{X \cdot Y}) = (X \cdot Y) \\ & (X \cdot Y) + (X \cdot Y) = (X \cdot Y) \end{aligned}$$~~

NOR Gates (continued)

- Applying DeMorgan's Law gives Invert-AND (NOR)


inverter مدار مکانیکی *
input اول output اول
.gate نوع ایجاد می کند




- This NOR symbol is called Invert-AND, since inputs are inverted and then ANDed together
- OR-Invert and Invert-AND both represent the NOR gate. Having both makes visualization of circuit function easier.

NOR Gates (continued)


- The NOR gate is a universal gate:



Inverter using NOR



OR using NOR



AND using NOR

(NAND) JL (OR) وی

Hi-Impedance Outputs

(buffer) \rightarrow $\text{L}_1, \text{L}_2, \text{L}_3$
~~(primitive)~~ \rightarrow L_1

- Logic gates introduced thus far

- have 1 and 0 output values, values initiate
the circuit is damage
- cannot have their outputs connected together, and
- transmit signals on connections in only one direction

$\text{not}(0)$ and $\text{not}(1)$ then is a third new value.



- Three-state logic adds a third logic value, **Hi-Impedance (Hi-Z)**, giving three states 0, 1, and Hi-Z on the outputs.


binary gates:
{ AND
{ OR
NOT

- Hi-Z can be also denoted as Z or z**

- The presence of a Hi-Z state makes a gate output as described above behave quite differently:

- "1 and 0" become "1, 0, and Hi-Z"
- "cannot" becomes "can," and
- "only one" becomes "two"

EN	IN	F
0	0	Z
0	1	Z
1	0	Z




Hi-Impedance Outputs (continued)

- What is a Hi-Z value?

- The Hi-Z value behaves as an open circuit
- This means that, looking back into the circuit, the output appears to be disconnected
- It is as if a switch between the internal circuitry and the output has been opened


- Hi-Z may appear on the output of any gate, but we restrict gates to 3-state buffer



Tri-State Buffer (3-State Buffer)

- For the symbol and truth table, $IN^{(input)}$ is the data input, and EN is the control input (Enable)

- For $EN = 0$, regardless of the value on IN (denoted by X), the output value is Hi-Z
 - * فعّل التحكم في قيمة الـ $IN^{(inputs)}$
 - * عندما يكون الـ $EN \leftarrow 0$ فإن الـ $OUT \leftarrow \text{Hi-Z}$
- For $EN = 1$, the output value follows the input value
 - * عندما يكون الـ $EN \leftarrow 1$ فإن الـ $OUT \leftarrow IN$



Truth Table




EN	IN	OUT
0 (switch)	X (don't care)	Hi-Z (لا يرتقي)
1 (switch)	0	0 (Same)
1 (switch)	1	1 (J(X) same)

البيانات المدخلة (Input) هي التي تحدد الناتج (Output) بناءً على الوظيفة (Function).

Tri-State Buffer Variations



- By adding “bubbles” to signals:
 - Data input, IN, can be inverted (by bubble)
 - Control input, EN, can be inverted (by bubble).



EN	IN	OUT
0	X	Hi-Z
1	0	1
1	1	0

دالما
لتفق
النطرون
الـ (input)

EN	IN	OUT
0	0	0
0	1	1
1	X	Hi-Z

EN	IN	OUT
0	0	1
0	1	0
1	X	Hi-Z

Resolving 3-State Values on a Connection


- Connection of two tri-state buffer outputs, B_1 and B_0 , to a wire, OL (Output Line) → Multiplexed Output

EN_1	EN_0	IN_1	IN_0	B_1	B_0	OL
✓ 0	0	X	X	Hi-Z	Hi-Z	Hi-Z
✓ 0	1	X	0	Hi-Z	0	0
0	1	X	1	Hi-Z	1	1
1	0	0	X	0	Hi-Z	0
1	0	1	X	1	Hi-Z	1

الخط المعايير (EN) المزدوج (متعدد)
العنوان (عنوان)
غير متساوية (غير متساوية)
متساوية (متساوية)
غير متساوية (غير متساوية)

جودة الارتباط (جودة)
العنوان (عنوان)
غير متساوية (غير متساوية)
متساوية (متساوية)
غير متساوية (غير متساوية)

جودة الارتباط (جودة)
العنوان (عنوان)
غير متساوية (غير متساوية)
متساوية (متساوية)
غير متساوية (غير متساوية)



Resolving 3-State Values on a Connection

- **Resulting Rule:** At least one buffer output value must be Hi-Z, Why? * At least one tri-state buffer must be inactive (hi-z) ↑ down

- Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit (Fire)

- **How many valid buffer output combinations exist?**

- 5 valid output combination

* Ex - n=2 → n = 4
of legal outputs = 5 → 5 valid output
number of outputs = 5 → 5 valid output
wire (n=2) → 5 valid output
EN → 5 valid output
total = $(2n+1)$.
the maximum number of outputs.

* What is the rule for "n" tri-state buffers connected to wire, OL?

- At least "n-1" buffer outputs must be Hi-Z

* Ex - n=2 → n = 4

(1) must be hi-z

(2) must be hi-z

- How many valid buffer output combinations exist ?

at most buffer must be active (1)


- Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z. Also all buffers can be Hi-Z. So there are $2n + 1$ valid combinations.

Tri-State Logic Circuit

مُفهوم المُنْسَلِ مُسَامَة
النَّسَلِ

- Data Selection Function:** If $s = 0$, $OL = IN_0$, else $OL = IN_1$
- Performing data selection with tri-state buffers:

S	EN ₁	EN ₀	IN ₁ <small>don't care</small>	IN ₀	OL
0	0	1	X	0	0
0	0	1	X	1	1
1	1	0	0	X	0
1	1	0	1	X	1



- Since $EN_0 = \bar{S}$ and $EN_1 = S$, one of the two buffer outputs is always Hi-Z.

Logic Functions using Tri-State Buffers

- Implement AND gate using 3-State buffers and inverters


Tri-state buffers + inverters to implement any gate we want.

$$F(X, Y) = X \cdot Y$$

- Use X as control input: (~~2 input AND gate~~) * this implementation is ~~is~~
- When $X = 0$, $F = 0$ regardless of the value of Y
- When $X = 1$, $F = Y$

X	Y	F
0	0	0
0	1	0
1	0	0
1	1	1

$f = \text{constant}$
 $f = 0$
 $f = x$
 $f = y$
 $f = \text{constant}$



الخطوات لعمل أي قائم gate
→ inverters + Tri-state buffer
 F (Truth table) ①
دالة (function) ②
"ليس لها قيمة محددة" (truth table)
(X) هو المدخل most significant ③
Variable
بعد إدخال المدخل ينادي المخرج functional
Chapter 2 - Part 3 19

Logic Functions using Tri-State Buffers

- Implement the following function using 3-State buffers and inverters: $F(w, x, y) = \bar{w}x + w\bar{y} + xy$
- Use w as control input:

* Note & *

X : Variable (x)



\times : don't care value

$0 \leq 1$

- When $w = 0$, $F = x$ regardless of the value of y

- When $w = 1$

- If $x = 0$, $F = \bar{y}$
- If $x = 1$, $F = 1$



w	x	y	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$F=x$$

$$f=\bar{y}$$

$$F=x/f=w$$

$$f=1 \text{ (const)}$$


مقدمة الى دورة
الجامعة بالقاهرة
 $F(x)$ هي
العنصر الاعدادي
الأشد اهمية
في الـ
الـ
ـ
ـ

Logic Functions using Tri-State Buffers

سؤال ٢٤: جاري عليه سؤال !

- Write the Boolean expression of $F(A, B, C)$ given the diagram below: $f(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C}$

* مقطع الرسم *



لحل هذا السؤال إذا أتيت بـ (truth table) و ذلك
رسم الـ (truth table) وذلك
 $\Rightarrow 2^n : n = 2^k$

F			
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

جواب (1) $f = C$ \Rightarrow جواب (2) $f = B$ \Rightarrow جواب (3) $f = A$

نفترض (جوده بالنسبة لـ (A) لأنها (most significant) variable

نحوه كتابة المثلث العلوي بخلاف $f = 0$ أو $f = 1$ و لكن لا يزيد ذلك عما يحول مثلاً أخرى بالعينة (B) لأنها most significant

$$F(A, B, C) = \bar{A}\bar{B}C + \bar{A}B\bar{C}$$

نبرأ (bubble) من الـ output (F) ثم نرجع للوراء و نزعم (2-buffers) و نفتح (A) (Enable) و وحدة (inverter) على (input) (2-buffers)

نبدأ بـ (input) (buffer) و صنم بناء على (input) (2-buffers) يكون (B) صور لها و نحدد الـ (inputs) (ENable) أي كتابة الـ function (enable): أي

The complex gates

Exclusive OR/ Exclusive NOR


- The eXclusive OR (XOR) function is an important Boolean function used extensively in logic circuits
- The XOR function may be:
 - implemented directly as an electronic circuit (truly a gate) or
 - implemented by interconnecting other gate types (used as a convenient representation)
- The eXclusive NOR (XNOR) function is the complement of the XOR function
- By our definition, XOR and XNOR gates are complex gates

Proof: XNOR is the complement of XOR


- $\overline{X \oplus Y} = \overline{\overline{XY} + \overline{X\bar{Y}}}$ *(assume) (XOR)* *(assume) (OR)* *plz see* ***
↓ as d. (deMorgan's law)
- $\overline{X \oplus Y} = \overline{\overline{XY} \cdot \overline{X\bar{Y}}}$ *(primitive gates)* *↓ (complex gates)*
- $\overline{X \oplus Y} = (X + \bar{Y}) \cdot (\bar{X} + Y)$ *distributive law.*
- $\overline{X \oplus Y} = \cancel{XX} + XY + \cancel{X\bar{Y}} + Y\bar{Y}$ *(o)* *(o)*
- $X \odot Y = \boxed{X \oplus Y} = \boxed{XY + \bar{X}\bar{Y}}$

Symbols For XOR and XNOR

- XOR symbol:



- XNOR symbol:




- Shaped symbols exist only for two inputs

wrong!
3-inputs.



$$(1)' = 1 \oplus 2 \rightarrow \text{ناتج جارى}$$

Right!
2-inputs
only



س ساع لام بـ (2-IN)

* أسماء : عد عمل و (X-NOR)
لـ 2-Input (2-inputs) فعل جواب
قبل مزبونة و فقط
البراعة لـ خروج
 تكون (X-NOR) دايجي
 على قبل (XOR) قبل

Chapter 2 - Part 3

Truth Tables for XOR/XNOR

X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0

equation 1 is
 $(\bar{x}y + x\bar{y})$

X	Y	$X \odot Y (X \equiv Y)$
0	0	1
0	1	0
1	0	0
1	1	1

equation 1 is
 $(\bar{x}\bar{y} + x\bar{y})$

- The XOR function means: **X OR Y, but NOT BOTH**


- Why is the XNOR function also known as the equivalence function, denoted by the operator \equiv ?

- Because the function equals 1 if and only if **$X = Y$**


(XNOR Gate)
لأنها تؤدي
أيضاً (X,Y) قيمتين
متساوين.

XOR Implementations

- The simple SOP implementation uses the following structure:



- A NAND only implementation is:



XOR

2-variables:

$$A = \bar{y} \quad \text{نفون} \\ \text{أيضاً} \\ (\text{XOR}) \quad \text{أو} \\ (\text{A})$$


$$X \oplus A : \bar{x}A + x\bar{A} = \bar{x}\bar{y} + x\bar{y} = \bar{x}\bar{y} + x\bar{y} = X \odot y = \bar{x} \oplus y$$

كذلك

The XOR identities: خواص خطأ متساوية

1	$X \oplus 0 = X$	3	$X \oplus 1 = \bar{X}$
2	$X \oplus X = 0$	4	$X \oplus \bar{X} = 1$
5	$X \oplus \bar{Y} = \bar{X} \oplus Y$	6	$\bar{X} \oplus Y = \bar{X} \oplus Y$
$X \oplus Y = Y \oplus X$ خاصية تبديلية			(خاصية جمعية) $(X \oplus Y) \oplus Z = X \oplus (Y \oplus Z) = X \oplus Y \oplus Z$

$$1 \oplus 1 = 0 \\ 0 \oplus 1 = 1$$



The XOR function can be extended to 3 or more variables.

For more than 2 variables, it is called an **odd function** or

modulo 2 sum (Mod 2 sum), not an XOR:

$$* \text{ إذا كان عدد المتغيرات} \rightarrow \text{فهو} \# \text{ ones}$$

$$X \oplus Y \oplus Z = XYZ + XY\bar{Z} + X\bar{Y}Z + \bar{X}YZ \quad (\text{Odd } \# \text{ of 1's})$$

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

* بينما إذا كان العدد (number) متساوياً (equal) فإن

XNOR

ليس هو فقط هذه الـ (Identities) حيث لو عوّضنا القيم (وبيه)
بـ (XNOR) نستطيع أن نجد الإجابات بـ (XNOR).


The XNOR identities:

1	$X \odot 0 = \bar{X}$	2	$X \odot 1 = X$
3	$X \odot X = 1$	4	$X \odot \bar{X} = 0$
$X \odot Y = Y \odot X$ (خاصية تبديلة)			
$X \odot Y \odot Z = (X \oplus Y) \odot Z = X \odot (Y \oplus Z)$ (خاصية تجعيف)			

The XNOR function can be extended to 3 or more variables. For more than 2 variables, it is called an even function, not an XNOR.

$$X \odot Y \odot Z = \bar{XYZ} + XYZ + X\bar{YZ} + X\bar{Y}\bar{Z}$$
 (Even # of 1's)

The even function is the complement of the odd function



Odd and Even Functions

- The 1s of an **odd function** correspond to minterms having an index with an odd number of 1s.

		<i>x</i>	<i>y</i>	
<i>x</i>	0	1	3	2
<i>y</i>	0	1	0	1
<i>x</i>	4	5	7	6
<i>y</i>	1	0	1	0
<i>x</i>	8	9	11	10
<i>y</i>	1	0	1	0
<i>x</i>	12	13	15	14
<i>y</i>	0	1	0	1
<i>x</i>	16	17	19	18
<i>y</i>	1	0	1	0

(K-maps)

		<i>C</i>		
<i>C</i>	0	1	3	2
<i>D</i>	0	1	0	1
<i>B</i>	1	0	1	0
<i>A</i>	12	13	15	14
<i>B</i>	8	9	11	10
<i>C</i>	1	0	1	0
<i>D</i>	16	17	19	18

سلسلة
 مترافق
 بـ (1) و
 صریح متنبئ (0)
 وناظم
 عدم قدرتنا
 على ايجاد حلول
 ايجاد
 ولكن من الممكن
 نظر أنه
 even / odd
 function

- The 1s of an **even function** correspond to minterms having an index with an even number of 1s.


		<i>x</i>	<i>y</i>	
<i>x</i>	0	1	3	2
<i>y</i>	1	0	1	0
<i>x</i>	4	5	7	6
<i>y</i>	1	0	1	0
<i>x</i>	8	9	11	10
<i>y</i>	1	0	1	0
<i>x</i>	12	13	15	14
<i>y</i>	1	0	1	0
<i>x</i>	16	17	19	18
<i>y</i>	0	1	0	1

(K-maps)

		<i>C</i>		
<i>C</i>	0	1	3	2
<i>D</i>	1	0	1	0
<i>B</i>	1	0	1	0
<i>A</i>	12	13	15	14
<i>B</i>	8	9	11	10
<i>C</i>	1	0	1	0
<i>D</i>	16	17	19	18


Example: Odd Function Implementation

- Design a 3-input odd function $F = \underline{X \oplus Y \oplus Z}$ with 2-input XOR gates
- Factoring, $F = (X \oplus Y) \oplus Z$
- The circuit:



Example: Even Function Implementation

- Design 4-input even function $F = \overbrace{W \oplus X \oplus Y \oplus Z}^{\text{with 2-input XOR and XNOR gates}}$
- Factoring, $F = \overbrace{(W \oplus X) \oplus (Y \oplus Z)}^{\text{factored}}$
- The circuit:




Parity Generators and Checkers

- In Chapter 1, a parity bit added to n-bit code to produce an $n+1$ bit code:

* Examples: 0110 ← (bit) لـ ١
 0101 ← (bit) لـ ٠
 "this even parity"
 even (٢) ١١
 even function (odd parity)
 even (٢) ١١

- Example: $n = 3$. Generate even parity code words of length four with odd function (XOR):
 even function ٠ لـ odd parity ١
 (odd function) لـ even parity ١
- Check even parity code words of length four with odd function (XOR):
- Operation: $(X, Y, Z) = (0, 0, 1)$ gives $(X, Y, Z, P) = (0, 0, 1, 1)$ and $E = 0$. No error!
 If Y changes from 0 to 1 between generator and checker, then $E = 1$ indicates an error

there is error!



Chapter 2 - Part 3

33

▪ Part 1 – Design Procedure


- Steps
 - Specification
 - Formulation
 - Optimization
 - Technology Mapping
 - Verification
 - Technology Mapping - AND, OR, and NOT to NAND or NOR
- * ذر يذكر استخراج الماتري في تصميم دوائر
كهربيّة تعمّب بـ مخطّة معينة.

Combinational Circuits

(doesn't have memory).

- A combinational logic circuit has:
 - **A set of m Boolean inputs,**
 - **A set of n Boolean outputs, and**
 - **n switching functions, each mapping the 2^m input combinations to an output such that the current output depends only on the current input values**

- A block diagram:



Design Procedure

طريقة الاعمال

* خطوات لكي نعمل من اعمال المخطاطي
تحت اسم (circuit)

1. Specification . (الوصف)

- Write a specification for the circuit if one is not already available. *What does the circuit do? Including names or symbols for inputs and outputs*

2. Formulation . (المدخل)

- Derive a **truth table** or **initial Boolean equations** that define the required relationships between the inputs and outputs, if not in the specification

3. Optimization (التحسين) / (Verification)

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters


Design Procedure

4. Technology Mapping (التحول إلى الماد)

- Map the logic diagram to the implementation technology selected

5. Verification (using lab logic).

- Verify the correctness of the final design **manually** or using **simulation** → (محاكاة)



Design Example1

- Specification:** Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F , such that $F = 1$ when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2)
 - This is called **majority function** (i.e. majority of inputs must be 1 for the function to be 1)

- Formulation:**

نکار
(truth table)


* specification the table
تعين الجدول
مكان اول (1)
عن طريق اسلوب
الخطي بالامثلان.

	X	Y	Z	F
m_0	0	0	0	0
m_1	0	0	1	0
m_2	0	1	0	0
m_3	0	1	1	1
m_4	1	0	0	0
m_5	1	0	1	1
m_6	1	1	0	1
m_7	1	1	1	1

Design Example1 Cont.


- (cost) ← المقدار الـ
- Optimization:** لـ function using (K-maps)

$$F(X, Y, Z) = XY + XZ + YZ$$



- Technology Mapping:**

- Mapping with a library containing inverters, 2-input AND, 2-input OR



Chapter 3 - Part 1

Design Example 2

- Specification:** Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O_1, O_0), such that:
 - * (one two bits output) decimal J.L. even (0)

$O_1 O_0 = 00$	When $A = B$ and Both are even
$O_1 O_0 = 01$	When $A < B$
$O_1 O_0 = 10$	When $A > B$
$O_1 O_0 = 11$	When $A = B$ and Both are odd

- Formulation:** (truth table) (Note * (decimal J.L. B) (decimal J.L. A))
 - (4-variable inputs) \leftarrow A
 - ← 2-bits (2bits) \leftarrow B

* ملخص -
 (2 binary numbers and each number consists of 2 bits.)

$A(A_1, A_0)$	$B(B_1, B_0)$	$O(O_1, O_0)$
even (00)	$A = B$	00
00	$A < B$	01
00	$A > B$	10
00	odd (01)	01
01	$A = B$	11
01	$A < B$	10
01	$A > B$	01
01	odd (11)	01
10	$A = B$	10
10	$A < B$	01
10	$A > B$	10
10	odd (11)	01
11	$A = B$	00
11	$A < B$	01
11	$A > B$	10
11	odd (11)	11

J.L. odd decimal (1)

decimal J.L. odd \leftarrow (0) \leftarrow (Kmap) (0) \leftarrow (Kmap)

Chapter 3 - Part 1


9

Design Example2 Cont.


* كل خل (output) له 4 صفات (P0,1,2,3) على اعتبار (A0, A1, B0, B1) . 2⁴=16 . وتحتها 16 مربع (cells)

- Optimization and Technology Mapping:


$$O_0 = B_1 B_0 + \overline{A_1} B_1 + \overline{A_1} B_0 \quad (\text{gates})$$




* نأخذ عدد مخرجات الـ (gates) لـ (gate) عدد مدخلات الـ (inputs)



$$O_1 = A_1 A_0 + A_0 \overline{B_1} + A_1 \overline{B_1}$$



* يتم أخذ قيم (O_1/O_0) من الجدول ووضعها في الـ (K-map) حسب الترتيب



Design Example3

1. Specification

- **BCD to Excess-3 code converter** (Excess 3) \leftarrow (BCD) inverter (circuit) DE1
- (4-bits) (4-bits) Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
BCD : (0 → 9)
نقطة لغز (أ) قطع . حيث تكون في الـ (أ) قطع .
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- **BCD input is labeled A, B, C, D**
- **Excess-3 output is labeled (W, X, Y, Z)**

Design Example3 Cont.

2. Formulation

ABCD	WXYZ
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX


don't care.

* لم يُخبرني بالـ ڈال صادقاً فعل
 BAAR (illegal outputs) میں
 (BCD) کام من (10 → 15) میں
 از جم خار موجودین بال (outputs)
 کام من (0 → 9) فقط

Homework: BCD to 7-Segment

- **Specification:**

- **Inputs:** (A, B, C, D) BCD code from 0000-to-1001
 - **Outputs:** (g, f, e, d, c, b, a)



▪ Formulation:

▪ Optimization:

- How many K-maps?

نیز عد اسکرین
می از ارتباط
output نکل آئی
که مکانیزم (k-map)

<i>ABCD</i>	<i>gfedcba</i>
(0) 0000	011111 (١١)
(1) 0001	0000110 (١٠)
(2)	/
⋮	/
1001	110111 (١٥)
BCD (١٥) ← 1010	0000000 (٠)
BCD (٦) ← 1111	0000000 (٠)

Mapping to NAND gates

▪ Assumptions:

- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

▪ The mapping is accomplished by:

- Replacing AND and OR symbols, \rightarrow to NAND
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs \rightarrow to NAND.


لوك لوك
لوك لوك \rightarrow (2-inverters)
لوك



Chapter 3 - Part 1


NAND Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :

- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.




NAND Mapping Example



(a)

4-input OR
جهاز ورثي
بـ 4 مدخل
4-input OR
جهاز ورثي
بـ 4 مدخل

(b)




* to reduce the number of inverters.

See (NAND) design II
for
gates
Part 1




NOR Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :

- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.



Chapter 3 - Part 1

JSON Mapping Example



مُخْتَار (c) اِنْكِرَة وراء بَصَر (inverters)

لقتل عدوهم

Chapter 3 - Part 1

Overview

■ Part 2 – Combinational Logic

- Functions and functional blocks
- Rudimentary logic functions
- * • Decoding using Decoders (blocks).
 - Implementing Combinational Functions with Decoders
- * • Encoding using Encoders (blocks)
- Selecting using Multiplexers
 - Implementing Combinational Functions with Multiplexers


(without memory),
input $\xrightarrow{\text{gives}}$ output.

Basic Functions;

Rudimentary Logic Functions


- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function
- Value fixing: a, b (outputting all values of F)
- Transferring: c (same data).
- Inverting: d (inverting the data)
- Enabling: next slide

Functions of One Variable				
X	F = 0	F = 1	F = X	F = \bar{X}
0	0	1	0	1
1	0	1	1	0



Enabling Function

- Enabling ^{جاري} permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disabled can be **Hi-Z** (as for three-state buffers and transmission gates), 0 , or 1
- When disabled, **0 output**
- When disabled, **1 output**



Decoding

- **Decoding:** the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
تحويل
. $2^{n \text{ inputs}} \Rightarrow \text{outputs} \geq 2^m \text{ inputs}$ *والعلاقة هي* *Call this output as input* \leq
- Circuits that perform decoding are called **decoders**
- Functional blocks for decoding are
 - called **n -to- m line decoders**, where $m \leq 2^n$, and $(m=2^n)$ *عندي*
 - generate 2^n (or fewer) minterms for the n input variables


1-to-2 Line Decoder

when $n=1$

- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's

(output) مُنْتَهَى (decoder) : أَنْهِيَ مُفَعَّل (active) . وَالْمُدْرَكُ صَوْمَلَ مُعَيْنَةً .


- Only one output is active at a time



(a) عندما يكون الـ (binary) input (0) يُرسَّلُ لها من الـ (decimal) input (0) فـ (index) (output) مُنْتَهَى (decoder) الذي يُسْتَعْلَمُ بـ (active) .
 (b) فيكون مجاًنه (0) لـ (index) (input) ، وـ (0) فـ (index) (output) مُنْتَهَى (decoder) الذي يُسْتَعْلَمُ بـ (active) .
 (c) Decoders are used to control multiple circuits by enabling only one of them at a time

2-to-4 Line Decoder

When $n=2$



- No more optimization is possible
- Note that the 2-to-4 line decoder is made up of two 1-to-2-line decoders and 4 AND gates

which means (2 inverters)

Decoder Expansion

- General procedure given in book for any decoder with n inputs and 2^n outputs
- This procedure builds a decoder backward from the outputs using
 1. Let $k = n$

2. We need 2^k 2-input AND gates driven as follows:

- If k is even, drive the gates using two $k/2$ -to- $2^{k/2}$ decoders
- If k is odd, drive the gates using one $(k+1)/2$ -to- $2^{(k+1)/2}$ decoder and one $(k-1)/2$ -to- $2^{(k-1)/2}$ decoder

3. For each decoder resulting from step 2, repeat step 2 until $k = 1$. For $k = 1$, use 1-to-2 decoder

(loop)
until we
reach the
simplest decoder.

Decoder Expansion - Example 1


- 3-to-8-line decoder

* • $k = n = 3$ = number of inputs.

* • We need $2^3(8)$ 2-input AND gates driven as follows: $2^n = \text{number of 2-input AND gates}$

* • k is odd, so split to:

- 2-to-4-line decoder
- 1-to-2-line decoder




* • 2-to-4-line decoder $\rightarrow k = n = 2$

▪ We need $2^2(4)$ 2-input AND gates driven as follows:

▪ k is even, so split to:

- Two 1-to-2-line decoder



- See next slide for result

Decoder Expansion - Example 1


- $GN = 8 \times 2 + 4 \times 2 + 3$ AND gates.
- $GN = 27$ 2-inputs 2-inputs inverters
- Straight forward design has the same GN cost**

مُنْتَهِيَّةً (cost) مُنْتَهِيَّةً (cost) وَلَذِي مُنْتَهِيَّةً (cost)

مُخْلِفُوا مُنْتَهِيَّةً (cost) مُنْتَهِيَّةً (cost) مُنْتَهِيَّةً (cost) مُنْتَهِيَّةً (cost)

$$0 \equiv \bar{A}_2 \bar{A}_1 \bar{A}_0$$

$$1 \equiv \bar{A}_2 \bar{A}_1 A_0$$




Decoder Expansion - Example 2

- 6-to-64-line decoder



- $k = n = 6 \rightarrow$ The number of inputs.
- We need 2^6 (64) 2-input AND gates driven as follows: ($2^n =$ number of AND gates).
- k is even, so split to:
 - Two 3-to-8-line decoders
- Each 3-to-8-line decoder is designed as shown in Example 1

or continue the loop!



Decoder Expansion - Example 2

- $\rightarrow (2^6)$ and gates. $\rightarrow (2^2)$ and gates.
- $GN = 64 \times 2 + 16 \times 2 + 8 \times 2 + 6$
- $GN = 182$ $\rightarrow (2^4)$ and gates.
- Straight forward design has GN cost of 390



$$D_0 = \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1} \overline{A_0}$$

$$D_1 = \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1} A_0$$

$$D_{62} = A_5 A_4 A_3 A_2 A_1 \overline{A_0}$$

$$D_{63} = A_5 A_4 A_3 A_2 A_1 A_0$$

Chapter 3 14

Decoder Expansion - Example 3

• 7-to-128-line decoder

- $k = n = 7$

(*) We need 2^7 (128) 2-input AND gates driven as follows:

- k is odd, so split to:
 - ① • 4-to-16-line decoder
 - ② • 3-to-8-line decoder

- 4-to-16-line decoder

- $k = n = 4$

(*) We need 2^4 (16) 2-input AND gates driven as follows:

- k is even, so split to:
 - Two 2-to-4-line decoders

- Complete using known 3-8 and 2-to-4 line decoders

7-to-16 and gate 2-to-4 and gate inputs

$$GN = 128 \times 2 + 16 \times 2 + 8 \times 2 + 12 \times 2 + 7 = 335$$

- Compare to straight forward design with GN cost of 903


Chapter 3 15

Chapter 3 17

using Enables.



Building Larger Decoders

- Method 1: Decoder Expansion (الفرقة الباقية)
- Method 2: Using Small **Decoders with Enable Input** (الفرقة الصغيرة) *
- Example: 1-to-2 line decoder with enable *
 - In general, attach **m-enabling** circuits to the outputs
 - See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent two binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 2 outputs



2-to-4 Line Decoder with Enable

- Attach **4-enabling** circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a *Demultiplexer*




Combinational Circuits

(doesn't have memory).

- A combinational logic circuit has:
 - A set of m Boolean inputs,
 - A set of n Boolean outputs, and
 - n switching functions, each mapping the 2^m input combinations to an output such that the current output depends only on the current input values

- A block diagram:



m Boolean Inputs

n Boolean Outputs

Design Procedure

خطوات لـ تأهيل منتج في
الخط (circuit)

1. Specification (الوصف)

- Write a specification for the circuit if one is not already available. What does the circuit do? **Including names or symbols for inputs and outputs**

2. Formulation (المعالجة)

- Derive a **truth table** or **initial Boolean equations** that define the required relationships between the inputs and outputs, if not in the specification

3. Optimization (التحسين) / (reducing)

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters (basic-gates)


Design Procedure

4. Technology Mapping (التمثيل بالرسم).

- Map the logic diagram to the implementation technology selected

5. Verification (using lab logic).

- Verify the correctness of the final design **manually** or using **simulation** → (محاكاة)



Design Example 1

Design Example 1

- Specification:** Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F , such that $F = 1$ when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2).
 This is called **majority function** (i.e. majority of inputs must be 1 for the function to be 1)

- Formulation:**

(truth table) تаблицة الحقيقة

* specification the table
 رباعي الجدول:
 مكان اول (1)
 عن طريق الخط
 اطبع بالامتحان.

	X	Y	Z	F
m_0	0	0	0	0
m_1	0	0	1	0
m_2	0	1	0	0
m_3	0	1	1	1
m_4	1	0	0	0
m_5	1	0	1	1
m_6	1	1	0	1
m_7	1	1	1	1


Design Example 1 Cont.

(cost) لقليل ار

- Optimization:** تجارة ار جسم معنوي function


$$F(X, Y, Z) = XY + XZ + YZ \quad \text{using (k-maps)}$$

as a sum of minterms: $\sum m(3, 5, 6, 7)$.



- Technology Mapping:**

- Mapping with a library containing inverters, 2-input AND, 2-input OR



Design Example 2

- Specification:** Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O_1, O_0), such that: * (one two bits output) decimal: even (0)

$O_1 O_0 = 00$	When $A = B$ and Both are even
$O_1 O_0 = 01$	When $A < B$
$O_1 O_0 = 10$	When $A > B$
$O_1 O_0 = 11$	When $A = B$ and Both are odd

* نحتاج إلى -
* (2 binary numbers and each number consists of 2 bits.)

$A(A_1 A_0)$	$B(B_1 B_0)$	$O(O_1 O_0)$
even 00	$A < B$ 00	00
00	01	01
00	10	01
00	11	01
01	$A > B$ 00	10
(odd) 01	$A = B$ 01	11
01	10	01
01	11	01
10	00	10
10	01	10
10	10	00
10	11	01
11	00	10
11	01	10
11	10	10
11	11	11

all odd
decimal
(1)

- Formulation:** (truth table) تجربة - ل (decimal A, B)
A (decimal)
B (decimal)

نعني الجدول كأUX (4-variable inputs) بمعنى له دخل لأن

كمتغير لها (2 bits) نعتبرها متغيرتين


decimal J.L odd $\leftarrow (0_1) \leftarrow (Kmap)$ $\leftarrow (0_0) \leftarrow (Kmap)$ Chapter 3 - Part 1 9

Design Example2 Cont.


(K-map) لـ output * لكل خارجية (output) من 16 مخرجات (16 outputs) . ولـ مدخلات (inputs) من 4 مدخلات (4 inputs) . ونحوها (أربع) (4x4) .

- Optimization and Technology Mapping: O_0


$$O_0 = B_1 B_0 + \overline{A_1} B_1 + \overline{A_1} B_0 \quad (*)$$




لـ كل (output) عدد ممرين (gate) عدد ممرين من (inputs).



$$O_1 = A_1 A_0 + A_0 \overline{B_1} + A_1 \overline{B_1} \quad (*)$$



لـ كل خارجية (output) من O_1 / O_0 عدد قيم (values) من (K-map) الجدول ووضعتها في الـ حسب الترتيب.



Design Example3

Design Example 3

1. Specification

- **BCD to Excess-3 code converter** (Excess 3) \leftarrow (BCD) \rightarrow (circuit) دلیل
 $\begin{array}{l} \xrightarrow{\text{(4-bits)}} \\ \xrightarrow{\text{(4-bits)}} \end{array}$
- Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
 $\begin{array}{l} \xrightarrow{\text{(4-bits)}} \\ \xrightarrow{\text{(4-bits)}} \end{array}$ (Excess 3) (BCD) : (0 \rightarrow 9)
نقطه (علایق) (9). متن بخوبی نویس. (Excess 3) (BCD)
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- **BCD input is labeled A, B, C, D**
- **Excess-3 output is labeled (W, X, Y, Z)**

Design Example3 Cont.

2. Formulation

ABCD	WXYZ
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX

* لم يتحقق بالذيل صادقاً (تفعل
فقط)
هذه من ($15 \leftarrow 10$) صد
بار (illegal outputs)
(BCD) أخرج غير موجودين بالـ (outputs)
هذه من ($9 \leftarrow 0$) فقط

Design Example3 Cont.

Homework: BCD to 7-Segment

▪ Specification:

- Inputs: (A, B, C, D) BCD code from 0000-to-1001
- Outputs: (g, f, e, d, c, b, a)

▪ Formulation:


▪ Optimization:

- How many K-maps?

قیس عدد
اینترال
output
کل کیمی
و ماتریس (K-map)

$A B C D$	$g f e d c b a$
(0) 0000	0111111 (عیناً)
(1) 0001	0000110 (عیناً)
(2)	/
⋮	/
1001	110111 (عیناً)
1010	0000000 (عیناً)
⋮	/
1111	0000000 (عیناً)

(BCD) (زیرا نفع) (Zeros)
(BCD) (دنبه مسچ موجوں) (All)
(BCD) (لزیل نفع) (Don't care)



Technology Mapping

• Mapping Procedures

- To NAND gates
- To NOR gates

* In order to make a circuit
only with one gate type,
using one type universal gates

* NAND Gate :-



④ NOT :-

$$\bar{A} \cdot \bar{A} = A \cdot A = A$$

④ AND :-

$$A \cdot \bar{B} = \bar{A} \cdot B = \bar{A} \cdot B$$

④ OR :-

$$A \cdot \bar{B} = \bar{A} + B = \bar{A} + B$$

$$A \cdot B = \bar{A} + \bar{B} = \bar{A} \cdot \bar{B}$$

* NOR Gate :-



④ NOT :-

$$\bar{A} + \bar{B} = \bar{A} \cdot \bar{B} = \bar{A} \cdot \bar{B}$$

④ OR :-

$$A + B = \bar{A} \cdot \bar{B} = \bar{A} \cdot \bar{B}$$

④ AND :-

$$A \cdot B = \bar{A} + \bar{B} = \bar{A} + \bar{B}$$

$$A \cdot B = \bar{A} + \bar{B} = \bar{A} \cdot \bar{B}$$

Mapping to NAND gates

Mapping to NAND gates

▪ Assumptions:

- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

▪ The mapping is accomplished by:

- Replacing AND and OR symbols, \rightarrow to NAND
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs \rightarrow to NAND.

لوجيک بیولوچیک
دو متر (2-inverters)
میان




Chapter 3 - Part 1

17


NAND Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :


- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.



NAND Mapping Example



4-input
مخرج
NAND
مرسدة واحدة.




use (NAND) & (design) II ۱۳۲
(NAND) gates (d)


Chapter 3 - Part 1

19


NOR Mapping Example



(a)



(b)



(c) (inverters) (inverters) (inverters) (inverters)

مُخْبَر عَدْلِي

Rudimentary Logic Functions

Basic Functions :-





- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function
- Value fixing : a, b يُمْكِنُ وصْفُ الـ (F) وَجَعْلُهُ ثابِتًا وَمُسْتَقِلًا
- Transferring : c (same data). يُمْكِنُ جَعْلُ الـ (F) مُعْطَى المُفْعُولُ (الحالة).
- Inverting : d (invert the data) يُمْكِنُ إِعْرَافُ الـ (F) كـ (F = X)
- Enabling : next slide

Functions of One Variable

X	F = 0	F = 1	F = X	F = \bar{X}
0	0	1	0	1
1	0	1	1	0

Value fixing. transferring. inverting.

يُمْكِنُ صِيَرُوْدَةً ثابِتَةً وَمُسْتَقِلَّةً حَسْبَ الْمُفْعُولِ (الحالة).

(a)  (b)  (c)  (d) 

Enabling Function

- Enabling permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value

* When Enable = 0.

then the function have a fixed value **H-Z** (as for three-state buffers and transmission gates), 0, or 1



* When the function = X. whether X=0 or X=1

▪ When disabled, 0 output

▪ When disabled, 1 output

using (AND)

using (OR)



Decoding


8 combinational logic block. *((G, L, R) 5, 6, 7 selected
as g(m) inputs in 3, 4)*

Decoding

8 combinational logic block.

نحویل کاری
پانچ آر پنچ
جی ڈی ایم
کوئی ایم ایکس ای

- Decoding:** the conversion of an n-bit input code to an m-bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
 تحويل
 (n-bit) inputs
 (m-bit) outputs
 $2^n \text{ inputs} \Rightarrow 2^m \text{ outputs} \leq 2^n \text{ inputs}$ و العادة
 مثلاً $2^2 \text{ inputs} \Rightarrow 2^1 \text{ outputs}$ مثلاً $2^3 \text{ inputs} \Rightarrow 2^2 \text{ outputs}$
- Circuits that perform decoding are called **decoders**
 only one of the outputs is one(1) and the rest are zero's (0)
- Functional blocks for decoding are
 - called **n-to-m line decoders**, where $m \leq 2^n$, and
 $(m = 2^n) \leftarrow$ عبارت
 و اکبر قیمة له کوئی (2^n) کو
 outputs.
 - generate 2^n (or fewer) minterms for the n input variables




1-to-2 Line Decoder

when $n=1$

- * A: input : Address ^{input}
 - * D: output : Data ^{output}
- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's

 Only one output is active at a time

(output) مدخل ديكودر (decoder) مخرج مفتوح (active) مدخل مفتوح (open)



Decoders are used to control multiple circuits by enabling only one of them at a time



2-to-4 Line Decoder

When $n=2$

أنتي! $\rightarrow T \rightarrow (n)$

inputs		A_1	A_0	D_0	D_1	D_2	D_3
(most \rightarrow least)		0 0		1	0	0	0
decimals		0 1		0	1	0	0
(0) ₁₀		1 0		0	0	1	0
(1) ₁₀		1 1		0	0	0	1
(2) ₁₀							
(3) ₁₀							

(a)



- No more optimization is possible

which means (2 inverters)

- Note that the 2-to-4 line decoder is made up of two 1-to-2 line decoders and 4 AND gates

2-input

output $\leq 2^n$

وسيط عدد اول اصحابه ان يكون (2^n) من دارجات اي 2^n $\leq 2^n$ \rightarrow Chapter 3

Decoder Expansion (less cost).

- General procedure given in book for any decoder with n inputs and 2^n outputs
- This procedure builds a decoder backward from the outputs using

1. Let $k = n$

2. We need 2^k 2-input AND gates driven as follows:

- If k is even, drive the gates using two $k/2$ -to- $2^{k/2}$ decoders
- If k is odd, drive the gates using one $(k+1)/2$ -to- $2^{(k+1)/2}$ decoder and one $(k-1)/2$ -to- $2^{(k-1)/2}$ decoder

3. For each decoder resulting from step 2, repeat step 2 until $k = 1$. For $k = 1$, use 1-to-2 decoder

(loop)
until we
reach the
simplest de

Decoder Expansion - Example 1

Decoder Expansion - Example 1

- 3-to-8-line decoder

* • $k = n = 3$ = number of inputs.

* • We need $2^3(8)$ 2-input AND gates driven as follows: $2^n =$ (number of 2-input AND gates)

* • k is odd, so split to:

- 2-to-4-line decoder
- 1-to-2-line decoder


* • 2-to-4-line decoder $\rightarrow k = n = 2$

▪ We need $2^2(4)$ 2-input AND gates driven as follows:

▪ k is even, so split to:

- Two 1-to-2-line decoder

* نبذة عن المراقبة من المسین (النحو) للمسار (البرایه)



$\frac{k+1}{2}$ to $2^{\frac{k+1}{2}}$ decoder $\frac{k-1}{2}$ to $2^{\frac{k-1}{2}}$ decoder

$\frac{k}{2}$ to $2^{\frac{k}{2}}$ decoder $\frac{k}{2}$ to $2^{\frac{k}{2}}$ decoder


- See next slide for result

Decoder Expansion - Example 1

- $GN = 8 \times 2 + 4 \times 2 + 3$ AND gates.
- $GN = 27$ AND gates
- Straight forward design has the same GN cost**

مقدمة
الوقت (t)
الناتج (out)
العنصر (in)
الناتج (cost)
من ناحية (cost)
لتحقيق معايير ومتطلبات
ختانها.
لكن سهل الرسم بقدر من الممكن
output (and gate) output (or gate) وهذا يدل على
نحو شكل (A₂, A₁, A₀) و (D₀ ~ D₇)

يجوز تبديل (A₀) بـ (A₂) أو العكس
فيما يلي ترتيب لابحث وطبع
ـ (A₂) و (A₁) و (A₀)
 $O = \bar{A}_2 \bar{A}_1 \bar{A}_0$
 $I = \bar{A}_2 \bar{A}_1 A_0$



Decoder Expansion - Example 2

Decoder Expansion - Example 2

■ 6-to-64-line decoder

- $k = n = 6 \rightarrow$ The number of inputs.
- We need 2^6 (64) 2-input AND gates driven as follows: ($2^n =$ number of AND gates)
- k is even, so split to:

- Two 3-to-8-line decoders

- Each 3-to-8-line decoder is designed as shown in Example 1
or continue the loop!

$k=n=3 \rightarrow$ odd \Rightarrow (1 to 2) decoder.

\Rightarrow (2 to 4) decoder.


\rightarrow continue $\rightarrow n=k=2$ even

the loop!



1 to 2 decoder.
1 to 2 decoder.

Decoder Expansion - Example 2

- $\rightarrow (6^6)$ and gates. $\rightarrow (2^2)$ and gates.
- $GN = 64 \times 2 + 16 \times 2 + 8 \times 2 + 6$
- $GN = 182$ $\rightarrow (2^4)$ and gates.
- Straight forward design has GN cost of 390



(and) $\rightarrow 3$. (LSI)
6-inverters) $\rightarrow 9$ (6-inputs)
 $64 \times 6 + 6 = 390$



$$D_0 = \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1} \overline{A_0}$$

$$D_1 = \overline{A_5} \overline{A_4} \overline{A_3} \overline{A_2} \overline{A_1} A_0$$

For the cost decoder
Expansion is better.

But for the delay
the straight forward
design is better because
it has one level implementation

$$D_{62} = A_5 A_4 A_3 A_2 A_1 \overline{A_0}$$

$$D_{63} = A_5 A_4 A_3 A_2 A_1 A_0$$

Decoder Expansion - Example 3

■ 7-to-128-line decoder

- $k = n = 7$

(*) We need 2^7 (128) 2-input AND gates driven as follows:

- k is odd, so split to:

① ▪ 4-to-16-line decoder

② ▪ 3-to-8-line decoder

- 4-to-16-line decoder

▪ $k = n = 4$

(*) We need 2^4 (16) 2-input AND gates driven as follows:

- k is even, so split to:

• Two 2-to-4-line decoders

- Complete using known 3-8 and 2-to-4 line decoders
2-input and gate. 2-input and gates.

* write the procedure for the
Decoder Expansion:


$$\blacksquare \quad \text{GN} = 128 \times 2 + 16 \times 2 + 8 \times 2 + 12 \times 2 + 7 = 335$$

■ Compare to straight forward design with GN cost of 903

Building Larger Decoders

using Enablers.

- **Method_1:** Decoder Expansion (الطريقة السابعة)
- **Method_2:** Using Small **Decoders with Enable input** (الطريقة الثانية) :
- Example: 1-to-2 line decoder with enable *
 - In general, attach **m-enabling** circuits to the outputs
 - See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent two binary combinations
 - Alternatively, can be viewed as distributing value of signal EN to 1 of 2 outputs





Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides

2-to-4 Line Decoder with Enable

2-to-4 Line Decoder with Enable

- Attach 4-enabling circuits to the outputs by an and gates
- See truth table below for function
 - Combination containing two X's represent four binary combinations (don't care represent 24 ممکناتی)
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a Demultiplexer



3-to-8 Decoder using 2-to-4 Decoders and Inverters

$n = 3$ = inputs

$m = 8$ = outputs = 2^n = number of 2-input AND gates.


A_2	A_1	A_0	
0	0	0	
EN	0	1	
0	1	0	
0	0	1	
0	1	1	
1	0	0	
EN	1	0	
1	1	0	
1	1	1	

1st 2-to4 Decoder

D_0	D_1	D_2	D_3
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

D_4	D_5	D_6	D_7
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1

2nd 2-to4 Decoder



$n = 4$ = inputs.

$m = 16$ = outputs $= 2^n$ = number of AND gates.

4-to-16 Decoder using Only 2-to-4 Decoders


Using 2-to-4 decoders (Σ) we have $4 \times 4 = 16 \Rightarrow X = 4$ number of decoders.

* مدخلات و مخرجات من الممكن أن

العنوان (1) Enables

Decoder

Enables 1



جهاز يابي





Enables

عنوان

عنوان

عنوان

عنوان



Example1

- Implement function f using decoder and OR gate:

$$f(x, y, z) = x\bar{z} + \bar{x}y \rightarrow \text{from Boolean Equation to Some of minterms.}$$

- $m=1$ number of functions.
 $n = 3$ variables \rightarrow 3-to-8 decoder

or using truth table.

$$\begin{array}{c} x\bar{z} \\ \downarrow \\ 110 \\ 100 \end{array}$$

مكمل 1 يكون جزءاً من (1)

ومن ثم ما يعادل المinterms.


- One function \rightarrow One OR gate

- Solution: Convert f to SOM format

$$f = x\bar{z}(y + \bar{y}) + \bar{x}y(z + \bar{z}) = xy\bar{z} + x\bar{y}\bar{z} + \bar{x}yz + \bar{x}y\bar{z}$$

$$f(x, y, z) = \sum_m(2, 3, 4, 6) \rightarrow 4\text{-input OR gate}$$

- Decoder is a Minterm Generator





Example2

Example 2

- Implement function f using decoder and OR gate:

$$f(w, x, y, z) = \sum_m (0, 4, 8, 11, 12, 14, 15)$$

- $n = 4$ variables \rightarrow 4-to-16 decoder
- One function with 7 minterms \rightarrow One 7-input OR gate
- If number of minterms is greater than $\frac{2^n}{2}$, then design for complement $F(\bar{F})$ and use NOR gate instead of OR to generate F




Example 3

أولاً كان علينا (2 functions) ويتختلف في عدد الـ inputs

لـ function $W = \bar{A} + \bar{B}$ و $W = \bar{A} + \bar{B}$ حيث \bar{A} لا يهمني
 ونـك تـقـلـيـدـاـلـمـتـرـمـسـ (minterms) لكـلاـ الـاتـقـانـةـ بـلـالـعـدـالـأـكـبـرـمـ التـغـيرـ

- Implement functions C and S using decoder and OR gates:

- $n = 3$ variables \rightarrow 3-to-8 decoder
- Two function \rightarrow Two OR gates
- Solution:
 - $C = \sum_m(3, 5, 6, 7) \rightarrow 4\text{-input OR gate}$
 - $S = \sum_m(1, 2, 4, 7) \rightarrow 4\text{-input OR gate}$



X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

* تـقـلـيـدـاـلـمـتـرـمـسـ (minterms) \rightarrow Function C و S

ونـكـلـيـدـاـلـمـتـرـمـسـ (minterms) \rightarrow مـجـوـعـةـ (OR gate)

Example 4

A7 A6 A5 A4

Example 5


- Implement function F using 3-to-8 decoder, AND gate and 4 inverters: $F(A, B, C) = \sum_m(1, 3, 5, 7)$

- Solution with 5 inverters:

$$\begin{aligned}\sum_m F &\stackrel{\text{JSD}}{=} \prod_M \bar{F} \\ \sum_m F &= \prod_M F \\ \prod_M F &= \sum_m \bar{F}\end{aligned}$$

$$(F) = \sum_m(0, 2, 4, 6)$$


as a sum of minterms




- Solution with 4 inverters:

- $F(A, B, C) = \prod_M(0, 2, 4, 6)$

$$F \rightarrow \prod_M(0, 2, 4, 6)$$





Encoding

$m \rightarrow \text{inputs}$ $n \rightarrow \text{outputs}$


decoder... ($\text{one output} = 1$)

$n \rightarrow \text{inputs}$ $m \rightarrow \text{outputs}$

- **Encoding:** the opposite of decoding - the conversion of an m -bit input code to a n -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called **encoders**
- An encoder has 2^n (or fewer) input lines and n output lines which **generate the binary code corresponding to the input values**
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears

2-to-1 Encoder & 4-to-2 Encoder

D_1	D_0	A
0	0	Invalid Input
0	1	0 (decimal)
1	0	1 (decimal)
1	1	



$$A = D_1 \cdot \overline{D_0}$$

input D_i (العنصر i) (index) (العنصر i) (العنصر i) (العنصر i) (العنصر i)

output A_j (العنصر j) (العنصر j) (العنصر j) (العنصر j)

decimal (العنصر i) (العنصر i)

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) (b) (c)

decimal (العنصر i) (العنصر i)

binary (العنصر i) (العنصر i)

$(10)_2 =$

$D_1 \rightarrow D_3$

$D_2 \rightarrow D_2$


$D_0 \rightarrow D_0$

$A_0 = D_1 + D_3 \rightarrow$ (العنصر i) (العنصر i)

$A_1 = D_2 + D_3 \rightarrow$ (العنصر i) (العنصر i)

by default (0)

(a) (b) (c)




8-to-3 Encoder (Octal-to-Binary Encoder)

8-to-3 Encoder (Octal-to-Binary Encoder)

binary ← octal كائنة تحويل

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1



(a)

$$\begin{aligned}
 A_0 &= D_1 + D_3 + D_5 + D_7 \\
 A_1 &= D_2 + D_3 + D_6 + D_7 \\
 A_2 &= D_4 + D_5 + D_6 + D_7
 \end{aligned}$$

(c)

$$\begin{array}{ccc}
 \begin{matrix} 1 & 1 & 1 \\ 0 & 0 & 0 \end{matrix} & \rightarrow & D_0 \\
 \begin{matrix} 0 & 0 & 1 \end{matrix} & \rightarrow & D_1 \\
 \hline
 \end{array}$$

(A) كائنة *index* * لما لا bit اخر ترتيبها نفس ال
يكون صواب

truth table لـ (A₂) (A₁) (A₀) مكتوب

Priority Encoder

- ☞ If more than one input value is 1, then the encoder just designed does not work
- One encoder that can accept all possible combinations of input values and produce a meaningful result is a **priority encoder** نوع الأولوية لرقم المدخلات مفيدة
- Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position
 - **High priority encoder** gives priority for the input whose value is 1 and has the highest subscript نوع الأولوية لرقم المدخلات الذي يكون عددياً أعلى
 - **Low priority encoder** gives priority for the input whose value is 1 and has the lowest subscript نوع الأولوية لرقم المدخلات الذي يكون عددياً أقل
- If all inputs are 0's, what happens? نوع الأولوية لرقم المدخلات الذي يكون عددياً صفر
 - Define an output (V) to encode whether the input is valid or not نوع الأولوية لرقم المدخلات الذي يكون عددياً صفر
 - When all inputs are 0's, V is set to 0 indicating that the input is invalid, otherwise V is set to 1 نوع الأولوية لرقم المدخلات الذي يكون عددياً صفر

4-to-2 Low Priority Encoder

4-to-2 Low Priority Encoder

# of Minterms/ Rows number	D_3	D_2	\bar{D}_1	D_0	A_1	A_0	V
$2^0 = 1$	0	0	0	0	X	X	0 invalid
$2^3 = 8$	X	X	X	1	0	0	1 valid
$2^2 = 4$	X	X	1	0	0	1	1 valid
$2^1 = 2$	X	1	0	0	1	0	1 valid
$2^0 = 1$	1	0	0	0	1	0	1 valid

(a) مدخلات المinterم و المخرجات

مخرجات المinterم

$$A_0 = D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0 \quad (1)$$

$$A_0 = \bar{D}_0 (D_1 + D_3 \bar{D}_2 \bar{D}_1) \quad \text{simplification}$$

$$A_0 = \bar{D}_0 (D_1 + D_3 \bar{D}_2) \quad \text{theorem Distributive law.}$$

$$A_0 = D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_0$$

$$A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0 \quad (2)$$

$$A_1 = \bar{D}_1 \bar{D}_0 (D_2 + D_3 \bar{D}_2) \quad \text{true معرفة}$$


$$A_1 = \bar{D}_1 \bar{D}_0 (D_2 + D_3) \quad \text{complement نصف لـ}$$

$$A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_1 \bar{D}_0$$

OR gates

$$V = D_3 + D_2 + D_1 + D_0$$

* Valid bit = 0 when all inputs are (0)
* Valid bit = 1 when one or two or more than input = (1)



لأن لو كان في
جوابه (1) يكون
الجواب (1)Valid

ولو كان جميع الـ
جوابه (0)Valid
فـ (0) Valid

$$A_2 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0 \quad (\text{simplification theorem}).$$

$$A_2 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_1 \bar{D}_0 \quad (3)$$

4-to-2 High Priority Encoder

b.jt: low priority J1 uses Truthtable J1 ↴

↑ priority ↓
↓ priority ↓
↓ priority ↓
↓ priority ↓

#_of_Minterms/ Rows	D_3	D_2	D_1	D_0	A_1	A_0	V
1	0	0	0	0	X	X	0
1	0	0	0	1	0	0	1
2	0	0	1	X	0	1	1
4	0	1	X	X	1	0	1
8	1	X	X	X	1	1	1

$$A_0 = D_3 + \overline{D}_3 \overline{D}_2 D_1$$

$$A_0 = D_3 + \overline{D}_2 D_1$$

$$A_1 = D_3 + \overline{D}_3 D_2$$

$$A_1 = D_3 + D_2$$

$$V = D_3 + D_2 + D_1 + D_0$$


(b)

$$V = \overline{D}_3 * \overline{D}_2 * \overline{D}_1 * \overline{D}_0$$

A₀

A₁

V



(c)

5-input Priority Encoder

$$2^2 = 4 \text{ not } 5 \times$$

$$2^3 = 8 \rightarrow 5^2$$

5-input Priority Encoder

$$2^2 = 4 \text{ int } 5 \times \quad 2^3 = 8 \rightarrow \text{أعلى} \rightarrow \text{أحد دينم}$$

- Priority encoder with 5 inputs (D_4, D_3, D_2, D_1, D_0) - highest priority to most significant 1 present - Code outputs A_2, A_1, A_0 and V where V indicates at least one 1 present

No. of Min-terms/Row	Inputs					Outputs			
	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0	V
1	0	0	0	0	0	X	X	X	0
1	0	0	0	0	1	0	0	0	1
2	0	0	0	1	X	0	0	1	1
4	0	0	1	X	X	0	1	0	1
8	0	1	X	X	X	0	1	1	1
16	1	X	X	X	X	1	0	0	1

الذرة الأعلى انتشار
هي التي تكون أولاً في الاتجاه
وهي الأدنى في الاتجاه
Priority
don't care

(inputs)
الذرة التي تكون أولاً
هي التي تكون أولاً و هي
D0D1D2D3D4 = 11110
وهي ذردة
priority
ذردة
complemented.

- X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

5-input Priority Encoder Cont.

$2^3 = 8$ \Rightarrow جهاز تحويل الأولوية (Priority Encoder) هو جهاز يحول 3 مدخلات (inputs) إلى 3 مخرجات (outputs) A_2, A_1, A_0

8 to 3 \Rightarrow جهاز تحويل الأولوية

6 to 3 \Rightarrow جهاز تحويل الأولوية

7 to 3

$2^4 = 16$

9 to 4

12 to 4

13 to 4

16 to 4

$2^5 = 32$

30 to 5

32 to 5

16 to 5

Could use a K-map to get equations, but can be read directly from table and manually optimized if careful:

$$A_2 = D_4 \quad (\text{from table})$$

$$A_1 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 D_2 = \overline{D}_4 (D_3 + D_2)$$

$$A_1 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_2$$

$$A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 \overline{D}_2 D_1 = \overline{D}_4 (D_3 + \overline{D}_2 D_1)$$

$$A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_2 D_1$$


$$V = D_4 + D_3 + D_2 + D_1 + D_0$$

Selecting

Multiplexers (MUX) (Data Selectors)

لار بوجد فده (Hi-Z) (مختلط تر و نخل) (Select) (زنجه) (inputs) (Output)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs (S_{n-1}, \dots, S_0) called selection inputs, 2^n information inputs (I_{2^n-1}, \dots, I_0), and one output Y
- A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires



2-to-1 Line MUX


2-to-1-Line MUX

مُعْوَلَةَ الْيَقِينِ (Input) تُعَبَّرَ عَنْهُ بـ (I₀, I₁)
 مُعْوَلَةَ الْيَقِينِ (Input) تُعَبَّرَ عَنْهُ بـ (S)
 مُعْوَلَةَ الْيَقِينِ (Input) تُعَبَّرَ عَنْهُ بـ (Y)

- Since $2 = 2^1$, $n = 1$
- The single selection variable S has two values:
 - $S = 0$ selects input I_0
 - $S = 1$ selects input I_1
- The equation:

$$Y = \bar{S}I_0 + SI_1$$


- The circuit:



S	I_1	I_0	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$y = I_0$ when $S = 0$ (جُمِيعُ(S))
 $Y = I_0$
 Selected (I_0)

$y = I_1$ when $S = 1$ (جُمِيعُ(S))
 $Y = I_1$
 Selected (I_1)




4-to-1-Line MUX

- Since $4 = 2^2$, $n = 2$
- There are two selection variables ($S_1 S_0$) and they have four values:
 - $S_1 S_0 = \underline{00}$ selects input I_0
 - $S_1 S_0 = \underline{01}$ selects input I_1
 - $S_1 S_0 = \underline{10}$ selects input I_2
 - $S_1 S_0 = \underline{11}$ selects input I_3
- The equation:

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

I_0 اختر ادخلا
I₁ اختر ادخلا
I₂ اختر ادخلا
I₃ اختر ادخلا

Short truth table		\downarrow
Inputs		Outputs
S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3




Design a 4-to-1-line MUX Cont. using only


- 1 $\frac{n=2}{}$ number of select lines.
- 2 $\frac{1}{2}$ ■ 2-to-4-line decoder
- 3 $\frac{2}{2}$ ■ 4 2-input AND gates
- 4 $\frac{3}{2}$ ■ 4-input OR gate

(design) و (decoder) \rightarrow مخطط المدخلات وال 输出
وهي تختار ورقة (mux) \rightarrow

Gates
least
significant.
most
significant.



In General if we are building (2^n) to 1 mux
we will use the following components:-
 ① n to 2^n decoder. ③ 2^n -input OR Gate.
 ② 2^n -2 input AND Gates. ④ 2^n -input AND Gate.



Homework

Homework


- Implement 8-to-1-Line MUX and 64-to-1

MUX:

* $n=3$. * 8-input OR gate.
* 3-to-8 decoder.
* 8 - 2 input AND gates.

* $n=4$.
* 4-to-16 decoder.
* 16 - 2 input AND gates.
 $n = \text{Select lines}$.

- How many select lines are needed?
- Decoder size? n to 2^n decoder.
- How many 2-input AND gates are needed?
- What is the size of the OR gate?





Multiplexer Width Expansion

$$\text{ عدد الـ } \cup \text{ (bits)} = \text{ عدد الـ } \cup \text{ (bits)} = \text{ عدد الـ } \cup \text{ (bits)}$$

عدد الـ bits


- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer



Multiplexer Width Expansion Cont.

- Can be thought of as four 4-to-1 MUXes:

*Quad 4 to 1 mux.
4-bits.*



لـ يـ فـ لـعـ العـدـ وـ كـاـلـ
قـيـمـةـ 5ـ (أـطـاـلـ)
(2 select lines) على
نـبـيـكـمـ مـعـ الـ مـوـعـدـ
صـنـسـ اـرـ (input) اـرـ
لـعـجـيـتـ اـرـ الـ (Value)
لـعـجـيـتـ اـرـ الـ (Value)

* مفهوم

Tri-state buffers

مقدمة

لـ MUX

وـ MUX

مقدمة

لـ MUX

مقدمة


Other Selection Implementations

▪ Three-state logic (3 state buffers) (Tri-state buffers).

It is 4to1MUX

because we have S_0
2 select lines
and 4 inputs

S_1	S_0	y
0	0	$I_0 \quad y = I_0$
1	0	$I_1 \quad y = I_1$
1	1	$I_2 \quad y = I_2$
		$I_3 \quad y = I_3$




* بـ ٣ الوجهات من المعيين (آخر المراجعة)

تم تضييد تحريره للـ
تحجيم مسب الـ (select line)

تم تضييد نكبيـن الـ buffer و غير ذلك يكون على اخر

I_2/I_0 هي مـ (bubble) اـ (bubble) اـ (bubble) اـ (bubble)




I_0
 I_1
 I_2
 I_3 (inputs)
(most significant)
(least significant)
enable
select line
bubble
 S_0
 S_1
 y

Building Large MUXes from Smaller Ones

Building Large MUXes from Smaller Ones

- 4-to-1 MUX using three 2-to-1 MUXes

على الأقل خاتم (2 مصن
(2 to 1) MUXes





S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

- 6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX

صاعدين (4 او 6)
عادي كون (6 to 1)
عن طريق (2 lines)
3 select lines
 $2^2 = 4$
 $2^3 = 8$

نخاتم
لتحقيق



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

(S2) كل مرتبة يتأثر على قيمة مختصة و
يأخذ مادا ياخذ قيمة (S2) التي هي
حالة ماذا ياخذ على اخر output بخلافه

Chapter 3 47
 $0 \leftrightarrow (S_2)$


Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that $X = A$. input مرتبت
However, Y and Z are more complex
- Two functions (Y and Z) $\rightarrow m = 2$ معنی دو تابع
- 3 variables (A, B, and C) $\rightarrow n = 3$ سه متغیر
- Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
 - connecting A, B, and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

Gray Code ABC	Binary Code XYZ
000	000
001	001
010	011
011	010
100	111
101	110
110	100
111	101

Gray to Binary Code Cont.

Gray to Binary Code Cont.



width 3 bits ($A = X$)
(2 bits \leftarrow 3 bits) J.J.

Combinational Logic Implementation

- Multiplexer Approach 2

(MUX) لجأنا

- Implement any m functions of n variables by using:

- An m -wide $2^{(n-1)}$ -to-1-line multiplexer لجأنا
- A single inverter if needed ← \neg (inverter), (MUX).

- Design:

• Find the truth table for the functions

- Based on the values of the most significant ($n-1$) variables, separate the truth table rows into pairs
- For each pair and output, define a rudimentary function of the least significant variable ($0, 1, X, \bar{X}$) →
- Connect the most significant ($n-1$) variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
- Use the inverter to generate the rudimentary function \bar{X}

Example 1

الدالة $f(x_1, x_2)$ هي $f(x_1, x_2) = \sum m(0, 1, 3)$ \leftarrow the relation.

Example 1

الوظيفة المطلوبة هي $F(A, B, C, D)$ وتحتاج إلى 4 خطوط مدخل (A, B, C, D) وخط خرج (F) وخطين م Sélect (2 select lines).


النقطة المطلوبة هي $F = D$ في الحالات التي يتحقق فيها $C = 1$ و $D = 1$.
النقطة المطلوبة هي $F = \bar{D}$ في الحالات التي يتحقق فيها $C = 1$ و $D = 0$.

- Implement the following function using a single MUX and an inverter (if needed) based on Approach2 :

$$F(A, B, C, D) = \sum_m (1, 3, 4, 10, 13, 14, 15)$$

$2^4 \rightarrow 16$ \rightarrow Solution:

- $2^3 \rightarrow 8$ \rightarrow (8-to-1 MUX)
• Single function $\rightarrow m = 1$
• 4 variables $\rightarrow n = 4 \rightarrow 8\text{-to-1 MUX}$
- $16 \rightarrow 1$ \rightarrow (16-to-1 MUX)
• Fill the truth table of F



A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

implement a circuit to convert from
Example2: Gray to Binary Code
 (3-bits)

Inputs Gray Code ABC	Output (3 functions) Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z
000 (0) ₁₀	000		
001 (1) ₁₀	001	$Y = 0$	$Z = C$
010 (2) ₁₀	011		
011 (3) ₁₀	010	$Y = 1$	$Z = \bar{C}$
100 (4) ₁₀	111		
101 (5) ₁₀	110	$Y = 1$	$Z = \bar{C}$
110 (6) ₁₀	100		
111 (7) ₁₀	101	$Y = 0$	$Z = C$


Logic and Computer Design Fundamentals, 4e
 Chapter 4: Slides

Gray to Binary Code Cont.

The variables and functions to the multiplexer

Gray to Binary Code Cont.

- Assign the variables and functions to the multiplexer inputs:




- Note that Approach 2 reduces the cost by almost half compared to Approach 1


approach (2) is better than approach (1)

Demultiplexer (DMUX)

- Opposite of multiplexer
- Receives one input ^{always} and directs it to one from 2^n outputs based on n-select lines
- Example: 1-to-2 DMUX



S	I	Q_1	Q_0
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0



1-to-4 DMUX

- $Q_0 = \bar{S}_1 \bar{S}_0 I$
- $Q_1 = \bar{S}_1 S_0 I$
- $Q_2 = S_1 \bar{S}_0 I$
- $Q_3 = S_1 S_0 I$

(width-expansion) يجوز *

bits مرباده ای دارد

outputs چند inputs دارد

select lines عدد انتخاب



العدد مرباده است

(width-expansion) * DMUX چند قطعه است

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

use cashier


Encoder / Decoder



$$I = E_N$$

$S_1 = 0$ \rightarrow
 $S_0 = 0$ \rightarrow
 Q_0 داده input چهارم
جایگزین

S_1	S_0	Q_3	Q_2	Q_1	Q_0
(1) 0	0	0	0	0	I
(1) 0	1	0	0	I	0
(2) 1	0	0	I	0	0
(3) 1	1	I	0	0	0



Raghad Jaber.

Logic and Computer Design Fundamentals

Chapter 4 – Arithmetic operation Functions


الحسابات
addition subtraction

Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc.
(Hyperlinks are active in View Show mode)

Block Diagram of an Iterative Array

جواب



- Example: $n = 32$ *جواب* Total number of cells is (n).
 - Number of inputs = $32 * 2 + 1 + 1 = 66$
 - Truth table rows = 2^{66}
 - Equations with up to 66 input variables
 - Equations with huge number of terms
 - Design impractical! *جواب*
- Iterative array takes advantage of the regularity to make design feasible
 - *cells* جواب
 - *use* جواب


$$\begin{aligned} & \text{*number of bits in the inputs: } n+1 \\ & = 2n+2 \quad \text{total number of bits} \end{aligned}$$

* Functional Blocks: Addition

- Binary addition used frequently
- Addition Development:
 - ① **Half-Adder (HA)**: a 2-input bit-wise addition functional block
 - ② **Full-Adder (FA)**: a 3-input bit-wise addition functional block
 - ③ **Ripple Carry Adder**: an iterative array to perform vector binary addition

Functional Block: Half-Adder (HA)

- A 2-input, 1-bit width binary adder that performs the following computations:



- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a sum bit (S) and a carry bit (C)
- The half adder can be specified as a truth table for S and C \Rightarrow

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Logic Simplification and Implementation: Half-Adder

- The K-Map for S, C is: $2^2 = 4$ sized K-map.

(Sum) $S = X \cdot Y + X \cdot Y = X \oplus Y$

the sum (S) output = (1) when $X = 1$ or $Y = 1$ (or both)


(Carry) $C = X \cdot Y$ → both X and Y should be (1)

so the output (C) would be (1)

		Y	
	0	1	
X	1	2	3

C		Y	
	0	1	
X	2	1	3

- The most common half adder implementation is:



The design inside
the (HA)

Functional Block: Full-Adder

- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a sum bit (S) and a carry bit (C)

Inputs منputs مدخلات (HA) \rightarrow
input z is carry bit مدخل z هو carry bit \rightarrow مدخل x مدخل y مدخل c مدخل

- For a carry-in (Z) of 0, it is the same as the half-adder:

Z	0	0	0	0
X	0	0	1	1
+ Y	+ 0	+ 1	+ 0	+ 1
C S	0 0	0 1	0 1	1 0

- For a carry-in (Z) of 1:

ناتج مجموع (Z) و ناتج مجموع (Y+X) مدخلات (X,Y)

Z	1	1	1	1
X	0	0	1	1
+ Y	+ 0	+ 1	+ 0	+ 1
C S	0 1	1 0	1 0	1 1

carry sum

Logic Optimization: Full-Adder

- Full-Adder Truth Table:

- Full-Adder K-Map:

S		Y	
X	0	1	0
Z	1	0	1
	0	1	2
	4	5	6
	0	1	3
	7	0	6

odd Function

Then number of ones must be odd < 1 or 3 or 5 or 7

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

majority
oddity

$$S = \bar{X}YZ + \bar{X}Y\bar{Z} + X\bar{Y}Z + XY\bar{Z} \quad C = XZ + XY + YZ$$

Function:
output 1 if

- The S function is the three-bit XOR function (Odd Function):



- $S = X \oplus Y \oplus Z$

- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:

- $C = XY + (X \oplus Y)Z$

Implementation: Full Adder


Implementation: Full Adder



4-bit Ripple-Carry Binary Adder

F-A JS مروحة
يعتمد على التالية من المذكورة قبله.
RCA

- A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



Unsigned Subtraction

- When we subtract one bit from another, two bits are produced: **difference bit (D)** and **borrow bit (B)**

$$\begin{array}{r}
 \text{(Sum) } \downarrow \\
 \begin{array}{r} (M) \leftarrow X \\ (N) \leftarrow Y \end{array} & \begin{array}{c} \text{(corr)} \quad \text{بإيل} \\ \overline{0 \quad 0} \quad \overline{1 \quad 0}^{\text{10}} \quad \overline{0 \quad 1} \quad \overline{0 \quad 1} \end{array} \\
 \hline
 \begin{array}{r} \text{B D} \\ \overline{0 \quad 0} \end{array} & \begin{array}{c} \text{---} \quad \text{---} \\ \overline{- \quad 0} \quad \overline{- \quad 1} \quad \overline{- \quad 0} \quad \overline{- \quad 1} \\ \hline \text{B} \quad \text{D} \quad \text{B} \quad \text{D} \\ \overline{1 \quad 1} \quad \overline{0 \quad 1} \quad \overline{0 \quad 0} \quad \overline{0 \quad 0} \\ \text{B} \quad \text{D} \quad \text{B} \quad \text{D} \end{array}
 \end{array}$$

* عندما يكون الناتج
يطلع عادي برونا سلبي
الـ (Borrow) يكون الناتج
لهاي صيغه دنـ (N~M)

- Algorithm:**

- Subtract the **subtrahend (N)** from the **minuend (M)**
- If **no end borrow occurs**, then $M \geq N$ and the result is a **non-negative** number and correct
- If **an end borrow occurs**, then $N > M$ and the difference $(M - N + 2^n)$ is subtracted from 2^n , and a minus sign is appended to the result

borrow
أعده بـ
الرقم الكبير - العدد الصغير

= borrow
فـ (N~M) كان أول نـ (M-N+2^n)

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Unsigned Subtraction

$$M - N + 2^n$$

Examples:

$$2^n - (M - N + 2^n) = 2^n - M + N - 2^n = [N - M]$$

$$\begin{array}{r} 0 \\ 1001 \\ - 0111 \\ \hline 0010 \end{array}$$

(borrow) دعوة
char'ah (9)₁₀
(+)₁₀
(2)₁₀

(borrow) دعوة
char'ah (7)₁₀
(-) 0111
1101

(M > N)
إذ أن الملايين التي يطبع معها
صواب الملايين.

$$\begin{array}{r} 1 \\ 0100 \\ - 0111 \\ \hline 1101 \end{array}$$

(borrow) دعوة
char'ah (8)₁₀
2 = 16
2^n → n = 5
32

100000

(-) 0011

$$\begin{array}{r} 0 \\ 10011 \\ - 11110 \\ \hline 10101 \end{array}$$

(borrow) دعوة
char'ah (5)₁₀
2^n → n = 4
16

(-) 01011

$$\begin{array}{r} 0 \\ 10010110 \\ - 01100100 \\ \hline 00110010 \end{array}$$

(borrow) دعوة
char'ah (32)₁₀ → (100000)₂
100000
1010101

(X) 101011

for the sign (-) we always ignore the second carry bit.

11110
10011
- 01011

$$\begin{array}{r} 1 \\ 01100100 \\ - 10010110 \\ \hline 11001110 \end{array}$$

100000000

- 11001110

(-) 00110010


capital (أصل)
كتلة صحيحة ونفع لها
→ ↗

Unsigned Subtraction (continued)

Unsigned Subtraction (continued)

(D) \Rightarrow all digits 0 to n

- The subtraction, $2^n - D$, is taking the **2's complement of D**
- To do both unsigned addition and unsigned subtraction requires:
 - Addition and Subtraction are performed in parallel and Subtract/Add chooses between them
- Quite complex!
- Goal:** Shared simpler logic for both addition and subtraction
- Introduce complements as an approach



Complements (2 Types of complements)

- For a number system with radix (r), there are two complements:
 - Diminished Radix Complement**
 - Famously known as $(r - 1)$'s complement
 - Examples: $\frac{(r-1)}{(\text{radix})} - N$
 - 1's complement for radix 2 (binary system)
 - 9's complement for radix 10 (decimal system)
 - For a number (N) with n -digits, the diminished radix complement is defined as:
 - $(r^n - 1) - N$
 - Radix Complement**
 - Famously known as r 's complement for radix r
 - Examples:
 - 2's complement in binary
 - 10's complement in decimal
 - For a number (N) with n -digits, r 's complement is defined as:
 - $r^n - N$, when $N \neq 0$
 - 0, when $N = 0$

Diminished Radix Complement

- If N is a number of n -digits with radix (r) , then
 - $\text{N} + (r - 1)'s \text{ complement of } N = (r - 1)(r - 1)(r - 1) \dots (r - 1)$
 - The $(r - 1)'s \text{ complement can be computed by subtracting each digit from } (r - 1)$
- Example: Find 1's complement of $(1011)_2$ (binary = base = $2 = r$)
 - radix $r = 2$, $n = 4$ bits so we know that we need diminished radix complement.
 - Answer is $(2^4 - 1) - (1011)_2 = (0100)_2$
 - Notice that $(1011)_2 + (0100)_2 = (1111)_2$ which is $(2 - 1)(2 - 1)(2 - 1)(2 - 1)$
- Example: Find 9's complement of $(45)_{10}$ 4-digits
 - $r = 10, n = 2$
 - Answer is $(10^2 - 1) - (45)_{10} = (54)_{10}$
 - Notice that $(45)_{10} + (54)_{10} = (99)_{10}$ which is $(10 - 1)(10 - 1)$ 2-digits
- Example: Find 7's complement of $(671)_8$
 - $r = 8, n = 3$
 - Answer is $(8^3 - 1) - (671)_8 = (106)_8$
 - Notice that $(671)_8 + (106)_8 = (777)_8$ which is $(8 - 1)(8 - 1)(8 - 1)$ 3-digits

Binary 1's Complement

هي عبارة عن اختصار كل bit وعكسه

• (digit) is complement

- For $r = 2$, $N = 01110011_2$, $n = 8$ (8 digits):

$$(r^n - 1) = 2^8 - 1 = 255_{10} \text{ or } 11111111_2$$

- The 1's complement of 01110011_2 is then:

$$\begin{array}{r} 11111111 \\ - \underline{01110011} \\ 10001100 \end{array} \quad (01110011)_2 \rightarrow (10001100)_2$$

- Since the $2^n - 1$ factor consists of all 1's and since $1 - 0 = 1$ and $1 - 1 = 0$, the one's complement is obtained by complementing each individual bit (bitwise NOT)

Radix Complement

- For number N with n -digit and radix (r):

- If $N \neq 0$, r 's complement of $N = r^n - N$ للماء
- r 's complement = $(r-1)$'s complement + 1 for a decimal it's called 10's complement.
- If $N = 0$, r 's complement of $N = 0$

for the binary number \rightarrow it is called 2's complement.

- Example: Find 10's complement of $(92)_{10}$

- $r = 10, n = 2$
- Answer is $10^2 - (92)_{10} = (8)_{10}$
- Notice that 9's complement of $(92)_{10}$ is $(7)_{10}$

$$10\text{'s complement} = 9\text{'s complement} + 1$$

- Example: Find 16's complement of $(3AE7)_{16}$

- $r = 16, n = 4$ (decimal)
hexadecimal
- Answer is $16^4 - (3AE7)_{16} = (10000)_{16} - (3AE7)_{16} = (C519)_{16}$
- 15's complement = $(C518)_{16} \rightarrow 16\text{'s complement} = (C518)_{16} + 1 = (C519)_{16}$

$$(r-1)\text{'s complement} = (r^n - 1) - N$$

$$r\text{'s complement} = (r-1)\text{'s complement} + 1$$
$$r^n - N = r^n - 1 - N + 1$$

Binary 2's Complement

مقدمة
الجداول

- For $r = 2$, $N = 01110011_2$, $n = 8$ (8 digits), we have:

$$\cdot (r^n) = 256_{10} \text{ or } 100000000_2$$

- The 2's complement of 01110011 is then: $2^n - N$.

$$\begin{array}{r} 100000000 \\ - 01110011 \\ \hline 10001101 \end{array} \quad (1000 \ 1101)_2 + 1 = (1000 \ 1101)_2$$

↑
↓
↓
↓
↓
↓
↓
↓

↑
↓
↓
↓
↓
↓
↓
↓

↑
↓
↓
↓
↓
↓
↓
↓

↑
↓
↓
↓
↓
↓
↓
↓

- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware

- Remember the 2's complement of $(000..00)_2$ is $(000..00)_2$

- Complement of a complement restores the number to its original value:

$$\cdot The Complement of complement N = 2^n - (2^n - N) = N$$

Alternate 2's Complement Method

Alternate 2's Complement Method

- Given: an n -bit binary number, beginning at the least significant bit and proceeding upward.
 - Copy all least significant 0's
 - Copy the first 1 نجز أول قيمة (1) نجزها كما هي وليس تكملة
 - Complement all bits thereafter * نجز على bit أول قيمة (1)
- 2's Complement Example:

10010100

- Copy underlined bits:

100 جذر (1) اعتبر هذه طريقة من ملخصها

01101100 جذر عادي
complement جذر مانع (1) بعد

(Subtraction) نزد (Addition) جمع (Logic)

Subtraction with 2's Complement

- For n-digit, unsigned numbers M and N, find $M - N$ in base 2:

- Add the 2's complement of the subtrahend N to the minuend M:

$$M - N \longrightarrow M + (2^n - N) = M - N + 2^n$$

- If $M > N$, the sum produces end carry 2^n which is discarded; and from above, $M - N$ remains

- If $M < N$, the sum does not produce end carry, and from above, is equal to $2^n - (N - M)$ which is the 2's complement of $(N - M)$

- To obtain the result $-(N - M)$, take the 2's complement of the sum and place a “-” to its left

Unsigned 2's Complement Subtraction Example: (M > N)

- Find $01010100_2 - 01000011_2$

(borrow) *(logic subtraction)* *(carry = 0)* *M > N*

عملية طرح بقىتم الـ *Addition* *عملية طرح بقىتم الـ Addition*

(borrow) *(logic subtraction)* *carry = 1* *carry = 1*

(borrow) *(logic subtraction)* *M > N* *carry = 1*

$$\begin{array}{r}
 01010100 \\
 - 01000011 \\
 \hline
 10111101
 \end{array}$$

2's comp *+ 10111101*

carry = 1 *ignore* *carry = 1* *carry = 1*

مُلاحظة *في المدارس السابقة*

الرقم الثاني تكون له ا. *أي أن ال* *borrowed* *عند طرح العدد M (الأكبر) - العدد N (الصغرى)*

طريق *(logic subtraction)* *(logic addition)*

- The carry of 1 indicates that no correction of the result is required

Unsigned 2's Complement Subtraction Example: (M < N)

- Find $01000011_2 - 01010100_2$

$$\begin{array}{r}
 \begin{array}{c}
 \text{1 borrow} \\
 \text{carry = 0}
 \end{array}
 \quad \begin{array}{c}
 01000011 \\
 + 01010100 \\
 \hline
 01110111
 \end{array}
 \end{array}
 \quad \begin{array}{r}
 01000011 \\
 + 10101100 \\
 \hline
 11101111
 \end{array}
 \quad \begin{array}{r}
 00010001 \\
 + 10101100 \\
 \hline
 11101111
 \end{array}$$


2's comp 2's comp 2's comp

carry = 0
borrow = 1

نتائج الطرح (N-M)
 ناتج طرح ممدوح (2^8 - 2^7 - 2^6 - 2^5 - 2^4 - 2^3 - 2^2 - 2^1)

The carry of 0 indicates that a correction of the result is required

$\text{Result} = -(00010001)$



Z's Complement Adder/Subtractor for Unsigned Numbers

أرجع المسار إلى المخرج الأخر عن طريق إدخال معاو معه
Add in a Ripple carry


2's Complement Adder/Subtractor for Unsigned Numbers

- Subtraction can be done by addition of the 2's Complement

1. Complement each bit (1's Complement)
2. Add 1 to the result

- The circuit shown computes $A + B$ and $A - B$:

- Subtract ($S = 1$): $A - B = A + (2^n - B) = A + \bar{B} + 1$ (الناتج من الطرح = الناتج من加 1's complement + 1)
- The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C_0



Signed Integers (أعداد موقعة)

موجة

- Positive numbers and zero can be represented by unsigned *n-digit, radix r* numbers. We need a representation for negative numbers
- To represent a sign (+ or -) we need exactly one more bit of information (1 binary digit gives $2^1 = 2$ elements which is exactly what is needed).
- Since computers use binary numbers, by convention, the most significant bit is interpreted as a sign bit.

$$s a_{n-2} \dots a_2 a_1 a_0$$

where:

s = 0 for Positive numbers

s = 1 for Negative numbers

and $a_i = 0$ or 1 represent the magnitude in some form

Signed Integer Representations

- Signed-Magnitude: here the $(n - 1)$ digits are interpreted as a positive magnitude

- Max = $+(2^{n-1} - 1)$
- Min = $-(2^{n-1} - 1)$
- Two representation for zero (i.e. ± 0)

$$-6 \Rightarrow \begin{array}{c} 1110 \\ (-6) \end{array}$$

$$\begin{array}{r} 0000 = +0 \\ 1000 = -0 \end{array}$$

- Signed-Complement: here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:

- Signed 1's Complement: Uses 1's Complement Arithmetic
 - Max = $+(2^{n-1} - 1)$
 - Min = $-(2^{n-1} - 1)$
 - Two representation for zero (i.e. ± 0)

العدد ملحوظ من "النقطة" ، (B) يدل على (-8)

$$\begin{array}{c} 0110 \\ (+6) \\ \downarrow \\ \text{we need } -6 \end{array}$$

- Signed 2's Complement: Uses 2's Complement Arithmetic

- Max = $+(2^{n-1} - 1)$
- Min = -2^{n-1}
- Single representation for zero

$$\begin{array}{r} 1001 \\ (-7) \\ 0110 \xrightarrow{\text{2's Comp}} -6 = 1010 \end{array}$$

Signed Integer Representation Example

r = 2, n = 3

Number	Signed-Magnitude	1's Complement	2's Complement
+3	011	011	011
+2	010	010	010
+1	001	001	001
+0	000	000	000
-0	100	111	111
-1	101	110	111
-2	110	101	110
-3	111	100	101
-4	----	----	100

Represent the number -9 using 8-bits

- Sign-Magnitude = 10001001 (١٠٠١٠٠١) → +9 → most significant bit (sign bit)
- 1's complement = 11110110 (١١١١٠١١٠) → most significant bit (sign bit)
- 2's complement = 11110111 (١١١١٠١١١) → most significant bit (sign bit)

2's Complement Signed Numbers

2's Complement Signed Numbers

- Signed 2's complement is the most common representation for signed numbers
 - Focus of the course
- For any n-bit 2's complement signed number $(b_{n-1}b_{n-2}b_{n-3}\dots b_2b_1b_0)$, the decimal value is given by

$$\text{Value} = (-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$$

القيمة الممثلة في نظام العد الثنائي هي مجموع b_{n-1} ضرب 2^{n-1} و b_i ضرب 2^i حيث i ينتمي إلى $\{0, 1, 2, \dots, n-2\}$

- Example: What is value of the 2's complement number $(100111)_2$?

$$\text{Value} = -2^5 \times 1 + 7 = -25$$

$$\begin{array}{r} 0 \ 1 \ 1 \ 0 \ 0 \ 1 \\ \times 2 \ 1 \ 0 \ 0 \ 0 \ 0 \\ \hline 1 \ 0 \ 0 \ 1 \ 0 \ 0 \\ + 1 \ 0 \ 0 \ 0 \ 0 \ 0 \\ \hline 1 \ 0 \ 0 \ 1 \ 0 \ 1 \end{array}$$

قيمة الممثلة في نظام العد الثنائي هي 100111_2

Signed-2's Complement Arithmetic

■ Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

■ Subtraction:

- Form the complement of the number you are subtracting
- Follow the same rules for addition
- $A - B = A + (-B) = A + (\bar{B} + 1)$

Signed 2's Complement Addition

(8 bit addition)

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (+13) \quad \underline{00001101} \quad \text{مُنْعَادِي} \\
 \hline
 00010011 \quad (+19)
 \end{array}$$

↓ +19

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (+13) \quad \underline{00001101} \quad \text{مُنْعَادِي} \\
 \hline
 100000111 \quad (+7)
 \end{array}$$

$(11111010) = -6$

Carry-out is ignored (مُ忽َلٌ)
أُولُو الْجَاهِيَّةِ

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (-13) \quad \underline{11110011} \quad \text{مُنْعَادِي} \\
 \hline
 11111001 \quad (-7)
 \end{array}$$

↓ +13

$(11110011) = -13$

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (-13) \quad \underline{11110011} \\
 \hline
 111101101 \quad (-19)
 \end{array}$$

Carry-out is ignored

Logic and Computer Design Fundamentals, 4e
© 2008 Pearson Education, Inc.
PowerPoint® Slides
- 128 + 64 + 32 + 16 + 8 + 1 = 19
الإجابة المطلوبة: 11110011

Signed 2's Complement Subtraction

$$\begin{array}{r} (+6) \quad 00000110 \\ - (-13) \quad + \quad \text{2's comp.} \\ \hline (-13) \quad \underline{1110011} \quad \text{مكتوب ٢٠١١} \\ \hline 11111001 \quad (-7) \end{array}$$

$$\begin{array}{r} (-6) \quad 11111010 \\ - (-13) \quad + \quad \text{2's comp.} \\ \hline (-13) \quad \underline{11110011} \quad \text{مكتوب ٢٠١١} \\ \hline 111101101 \quad (-19) \end{array}$$

Carry-out is ignored

$$\begin{array}{r} (+6) \quad 00000110 \\ - (-13) \quad + \\ \hline (-13) \quad \underline{00001101} \\ \hline 00010011 \quad (+19) \end{array}$$

$$\begin{array}{r} (-6) \quad 11111010 \\ - (-13) \quad + \\ \hline (-13) \quad \underline{00001101} \\ \hline 100000111 \quad (+7) \end{array}$$


Carry-out is ignored

2's Complement Adder/Subtractor for Signed Numbers

- Subtraction can be done by addition of the 2's Complement

1. Complement each bit (1's Complement)
2. Add 1 to the result

- The circuit shown computes $A + B$ and $A - B$:





Overflow Detection

- In computers, the number of bits is fixed (محدود)
- Overflow occurs if $n + 1$ bits are required to contain the result from an n -bit addition or subtraction
- * Unsigned number overflow is detected from the end carry-out when adding two unsigned numbers

- Overflow is impossible for unsigned subtraction

$$\begin{array}{r} (8) \quad 1000_{(10)} \\ + \quad . \quad + \\ (12) \quad 1100_{(10)} \\ \hline 10100_{(4)} \end{array}$$

Carry-out = 1 → Overflow



- Signed number overflow can occur for:

- Addition of two operands with the same sign
- Subtraction of operands with different signs

Signed-number Overflow Detection

- Signed number cases with carries C_n and C_{n-1} shown for correct result signs:


$$\begin{array}{ccccccc}
 & \text{cout} & 0 & 0 & \text{cin} & 0 & 0 \\
 & & & & & & \text{قطعة: } \oplus \\
 & & & & & & \text{نهاية آخر (أول آخر)} \\
 \text{جمع عددين موجيدين} & < & 0 & 0 & + & 1 & 1 \\
 \text{ذريان (النتائج) موجي} & & + 0 & -1 & & -0 & + 1 \\
 \text{نهاية آخر موجي} & & 0 & 0 & & 1 & 1 \\
 & \text{no overflow} & & & & & \times
 \end{array}$$

- Signed number cases with carries shown for erroneous result signs (indicating overflow):

$$\begin{array}{cccc}
 & 0 & 1 & \text{cout} & \text{cin} \\
 & \text{cout} & & & \text{cout} \text{ و cin} \\
 & & & & \text{إضافة} \\
 & & & & \text{يعني أن (overflow = 1)} \\
 & & & & \text{XOR gate} \\
 \text{جمع عددين موجيدين} & < & 0 & 0 & + 1 \\
 \text{ذريان (النتائج) موجي} & & + 0 & -1 & -0 \\
 \text{نهاية آخر موجي} & & 1 & 1 & 0 \\
 & \text{overflow} & & & \text{وتحتاج إلى باب XOR} \\
 & & & & \text{(XOR gate)}
 \end{array}$$

- Simplest way to implement signed overflow is: $V = C_n \oplus C_{n-1}$

2 (unsigned) خصائص الـ cout = 0



Signed-number Overflow Examples

- 8-bit signed number range between: -128 to +127 ←
(2's complement)

$$\begin{array}{r} (+70) \ 01000110 \\ + \quad + \\ (+80) \ \underline{01010000} \\ 10010110 \ (-106) \end{array}$$

$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$\begin{array}{r} (-70) \ 10111010 \\ + \quad + \\ (-80) \ \underline{10110000} \\ 101101010 \ (+106) \end{array}$$

$$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$$

$$\begin{array}{r} (+70) \ 01000110 \\ - \quad + \\ (-80) \ \underline{01010000} \\ 10010110 \ (-106) \end{array}$$

$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$\begin{array}{r} (-70) \ 10111010 \\ - \quad + \\ (+80) \ \underline{10110000} \\ 101101010 \ (+106) \end{array}$$

$$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$$

Other Arithmetic Functions

- Incrementing زرایا و مینهارمهین .
- Decrementing زیکی و مینهارمهین .
- Multiplication by Constant
- Division by Constant
- Zero Fill and Extension


Zero Fill

- **Zero fill:** filling an m -bit operand with 0s to become an n -bit operand with $n > m$
- Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end
- **Example:** 11110101 filled to 16 bits
 - MSB end: 0000000011110101 (Zero Extension)
 - LSB end: 1111010100000000

(zeros) (and)
most significant
digit
of 1's

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2010 Pearson Education, Inc.

Introduction to Sequential Circuits



- Combinatorial Logic

- Next state function (N.S.):

⇒ Next State = f(Inputs, State)

⇒ OR Next State = f(State)

- Output function (Mealy) (O.F.L.)

Outputs = g(Inputs, State)

- Output function (Moore)

Outputs = g(State)

- Output function type depends on specification and affects the design significantly

Types of Sequential Circuits

Depends on the times at which:

- storage elements observe their inputs, and
- storage elements change their state

flip
Flop

Synchronous (clock signal) (متزامن)

(Storage elements) (وقت معين متزامن)

- Behavior defined from knowledge of its signals at discrete instances of time (clock signal).
- Storage elements observe inputs and can change state only in relation to a timing signal (clock pulses from a clock)
- Simple to design but slow

latches

Asynchronous

(غير متزامن)

- Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change
- Complex to design but fast

Storage Elements

latches :-
flip-flops :-

- Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch
- Storage elements: **Latches** and **Flip-flops (FFs)**
- Latches and FFs differ in:
 - * Number of inputs
 - * Manner in which the inputs affect the binary state
- Latch:
 - Asynchronous (لَا يَتَبَعَّدُ بَعْدَ مَوْجَةٍ)
 - Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

(flip-flops) made of latches.

(simplest)

Basic (NOR) SR Latch


(X) *ستabilizer*

using (NOR) gates:

(Signal ~~high~~ active high)
عالي الـ signal تفعيل

(input) عد مدخل (input)

- Cross-coupling two NOR gates




- Time sequence behavior:

- $S = 1, R = 1$ is forbidden as input pattern

Time	R	S	Q	\bar{Q}	Comment
0	0	?	?	?	Stored state unknown (hold)
0	1	1	0	1	"Set" Q to 1
0	0	1	0	1	Now Q "remembers" 1
1	0	0	1	0	"Reset" Q to 0
0	0	0	1	0	Now Q "remembers" 0
1	1	0	0	1	Both go low
0	0	?	?	?	Unstable!

Timing Waveform of NOR SR Latch

Timing Waveform of NOR SR Latch




Basic (NAND) $\bar{S}\bar{R}$ Latch (signal active low) ایجی

(input) علی (Signal) سیگنال (جی) بقیعنا نیز نکون (جی)

- Cross-coupling two NAND gates (bars)
- Active low inputs

\bar{R}	\bar{S}	Q	\bar{Q}	Comment
0	0	1	1	Not allowed
0	1	0	1	reset (set) عالی (جی) دستکاری نهاد
1	0	1	0	set (reset) Set عالی (جی) دستکاری نهاد
1	1	Q	\bar{Q}	Hold, no change حفظ، بدون تغییر



- Time sequence behavior:
- $\bar{S} = 0, \bar{R} = 0$ is forbidden as

Time	\bar{R}	\bar{S}	Q	\bar{Q}	Comment
	1	1	?	?	Stored state unknown
	1	0	1	0	"Set" Q to 1
	1	1	1	0	Now Q "remembers" 1
	0	1	0	1	"Reset" Q to 0
	1	1	0	1	Now Q "remembers" 0
	0	0	1	1	Both go high
	1	1	?	?	Unstable!


Clocked SR Latch (Pulse-triggered Latch)

(SR-NAND/SR-NOR) \rightarrow تضليل على الـ C

- The operation of the basic NOR and basic NAND latches can be modified by providing a control input (C) that determines when the state of the latch can be changed.

- Adding two AND gates to basic SR latch OR
- Adding two NAND gates to SR basic latch


C	R	S	Q	\bar{Q}	Comment
0	x	x	Q	\bar{Q}	Hold, no change
1	0	0	Q	\bar{Q}	Hold, no change
1	0	1	1	0	Set
1	1	0	0	1	Reset
1	1	1			Not allowed



- Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high
- C means "control" or "clock"

Clocked SR Latch (continued)

- The Clocked SR Latch can be described by a table:




$Q(t)$	S	R	$Q(t+1)$	Comment
0	0	0	0	No change
0	0	1	0	Clear Q (Reset)
0	1	0	1	Set Q
0	1	1	???	Indeterminate (not allowed)
1	0	0	1	No change
1	0	1	0	Clear Q
1	1	0	1	Set Q
1	1	1	???	Indeterminate

for all $c \geq 1$ change

- The table describes what happens after the clock [at time $(t+1)$] based on:

- current inputs (S, R) and
- current state $Q(t)$




Clocked SR


D Latch (not allowed)

- Adding an inverter to the S-R Latch, gives the D Latch:
- Note that there are no "indeterminate" states!


C	D	Q	\bar{Q}	Comment
0	x	Q	\bar{Q}	Hold, no change
1	0	0	1	Reset
1	1	1	0	Set



The graphic symbol for a D Latch is:





Variations of Clocked SR and D Latches



+ve pulse-triggered SR latch

$C=1$ * $C=0 \rightarrow \text{Hold}$
 $C=0$ * $C=1 \rightarrow \text{Change}$



-ve pulse-triggered SR latch


$C=0 \rightarrow \text{Change}$
 $C=1 \rightarrow \text{Hold}$

SR 01 (Reset)
 SR 10 (Set)

SR 10 (set)
 SR 01 (reset)

+ve pulse-triggered D latch

$C=0$ hold
 $C=1$ change \rightarrow D




-ve pulse-triggered D latch


$C=0$ change \rightarrow (D)
 $C=1$ hold

SR Master-Slave Flip-Flop

- Consists of two clocked SR latches in series with the clock on the second latch inverted
- The input is observed by the first latch with $C = 1$ → because (C)
- The output is changed by the second latch with $C = 0$ → because (\bar{C})
- The path from input to output is broken by the difference in clocking values ($C = 1$ and $C = 0$)




Timing diagram for SR Master-Slave Flip-Flop



Master-Slave Flip-Flop Problem


0 catching
1 catching

- S and/or R are permitted to change while C = 1
 - Chances of 0s or 1s catching



0s Catching

مُصْرِفٌ وَمُسْعِدٌ (catching) مُسْكِنٌ يَعْدِي الـ (I/O) مُصْرِفٌ وَمُسْعِدٌ (catching) مُسْكِنٌ يَعْدِي الـ (I/O) مُصْرِفٌ وَمُسْعِدٌ (catching) مُسْكِنٌ يَعْدِي الـ (I/O)




wrong output
should have been 1

Edge-Triggered D Flip-Flop


also J_1, J_2
(0/1 catching)

- The edge-triggered D flip-flop is the same as the master-slave D flip-flop




- It can be formed by:

- Replacing the first clocked SR latch with a clocked D latch or
- Adding a D input and inverter to a master-slave SR flip-flop
- The 1s and 0s catching behaviors are not present with D replacing S and R inputs
- The change of the D flip-flop output is associated with the negative edge at the end of the pulse
- It is called a negative-edge triggered flip-flop***



No 1's catching in the edge-triggered D Flip-Flops




Positive-Edge Triggered D Flip-Flop


- Formed by adding inverter to clock input

- Q changes to the value on D applied at the positive clock edge**


- Our choice as the standard flip-flop for most sequential circuits



Standard Symbols for Storage Elements




- Latches:** (Asynchronous)
 - (input) مدخل (output) ناتج
 - master: master: the pins are for +ve pulses and -ve pulses.
 - slave: slave: the pins are for +ve pulses and -ve pulses.



- Master-Slave:**


Postponed output

indicators



- Edge-Triggered:**

Dynamic indicator




Direct Inputs

- At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation
- This initialization is often done outside of the clocked behavior of the circuit, i.e., asynchronously
- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization
- For the example flip-flop shown

J1 J2 J3 J4
active low
(S|R) 2222


- 0 applied to R resets the flip-flop to the 0 state
- 0 applied to S sets the flip-flop to the 1 state




Direct inputs

- D flip-flop with active-low direct inputs :

(clock) عَوْدَى مُنَال (direct input) دل
 طوال مادهنه (active) دخنة دل
 (output) نعم عاليهم فقط و لا
 output بغير ال active دل
 (D/C) درجه



negative edge triggered.




Direct inputs

خُطّي تجهيز (initializing) لـ (flip flops)

عِيْدِي يعْطُوهُ قَيْمَةً أَبْسَطَ مُمْكِنَةً

لوكات لدتنا عد كبرون
 (FF) موسلاجها مع
 (S/R) عمان ناهجوا على
 حية (ابتدأ معاً) دل



لكره تكته مستخدم الابتدائية بقينا (C)
 دل (Q=0) فتح (Q=1) دل (R=0) مفتوح (R=1) دل

دلي (FF) يدل معي قيمة (D) دل (Q=1) دل (Q=0)

لكره تكته مستخدم الابتدائية بقينا (C)
 دل (Q=0) فتح (Q=1) دل (R=0) مفتوح (R=1) دل

دلي (FF) يدل معي قيمة (D) دل (Q=1) دل (Q=0)

لكره تكته مستخدم الابتدائية بقينا (C)
 دل (Q=0) فتح (Q=1) دل (R=0) مفتوح (R=1) دل

دلي (FF) يدل معي قيمة (D) دل (Q=1) دل (Q=0)

لكره تكته مستخدم الابتدائية بقينا (C)
 دل (Q=0) فتح (Q=1) دل (R=0) مفتوح (R=1) دل

دلي (FF) يدل معي قيمة (D) دل (Q=1) دل (Q=0)


لكره تكته مستخدم الابتدائية بقينا (C)
 دل (Q=0) فتح (Q=1) دل (R=0) مفتوح (R=1) دل

دلي (FF) يدل معي قيمة (D) دل (Q=1) دل (Q=0)

S	R	C	D	Q	Q'
0	1	X	X	0	1
1	0	X	X	1	0
0	0			0	1
0	0			1	0


- Active high direct inputs:

positive
edge
triggered.



negative edge triggered.


Timing diagram of A SR Master-Slave Flip-Flop



5-4 Sequential Circuit Analysis

- Consider the following circuit:


- What does it do?
- How do the outputs change when an input arrives?



Sequential Circuit Model

General Model

- Current State: Q * Current state.
 - Next State: D * Next state.
 - Combinational logic * Inputs
 - Outputs
 - Storage (D) State (or current state)
 - CLOCK
- Mealy equation: $Q' = f(Q, D)$
- Moore equation: $Q' = f(D)$
- Inputs: I_1, I_2, \dots, I_n
- Outputs: Q_1, Q_2, \dots, Q_m
- Storage (D) State: D_1, D_2, \dots, D_n
- CLOCK: C



Previous Example (from Fig. 5-15)


Previous Example (from Fig. 5-15)

- Input: X
- Output: Y
- State: $(A(t), B(t))$
Example: $(AB) = (01), (10)$
- Next State:
 $(D_A(t), D_B(t))$
 $= (A(t+1), B(t+1))$

or
D

Is this a Moore or Mealy machine?

وهو مولى (Mealy) وهو يعتمد على المدخلات الحالية (state) و هو يعطي المخرجات الحالية (output) في كل لحظة



Step 1: Input and output equations

- Boolean equations for the inputs to the flip flops:

- $D_A = AX + BX$
- $D_B = \overline{A}X$

- Output Y


- $Y = \overline{X}(A + B)$

- Also can be written as

- $A(t+1) = D_A = A(t)X + B(t)X$

- $B(t+1) = D_B = \overline{A}(t)X$

- $Y = \overline{X}(A(t) + B(t))$



Step 2: State Table

مـ (Truth Table) مـ (الحـلـةـ الـتـيـ تـمـ إـنـجـاحـهـ)

- The state table: shows what the *next state* and the *output* will be as a function of the *present state and the input*:

Inputs of the combinational circuit Outputs of the table

Present State	Input	Next State	Output

- The State Table can be considered a truth table defining the combinational circuits:

- J1 & LE
Truth Table
- the inputs are *Present State* and *Input*,
 - and the outputs are *Next State* and *Output*

State Table For The Example

and the outputs are *Next State* and *Output*

State Table For The Example

- For the example: $A(t+1) = A(t)x + B(t)x$

$$B(t+1) = A'(t)x$$

$$Y(t) = X'(B(t) + A(t))$$

Inputs of the table Outputs of the table

Present State	Input	Next State	Output
$\overset{①}{A}(t)$ $\overset{②}{B}(t)$	X	$\overset{③}{A}(t+1)$ $\overset{④}{B}(t+1)$	Y
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

2^3 rows
 (2^{m+n}) rows

* m: no. of flip-flops
* n: no. of inputs (X)

$$(T.T) \rightarrow 2^3 = \frac{8}{2} = \frac{4}{2} = ②$$

جذب مفهوم قواعد الالجebra الى المنهجية
بالنحوين يقىء الـ inputs و نصختها

35

كينة قرارة (row)
نقول لها تسلسل الحالات
(current state)
و وجاد (0,0)
(x) input of
و مخوار (0)
(1,0) nextstate
يسمى بعنوان state
الابواب التي
يخرجون = (0)

* if: $m=3$, $n=2$: → use
the Alternate state table
and the State table to
make it (implement it):

m : state elements : A, B, C.
 n : inputs : X, Y.
Outputs: F, G.

* One dimensional state table

A	B	C	X	Y	D(A)	D(B)	D(C)	F	G
0	0	0	0	0					
0	0	0	0	1					
0	0	0	1	0					
0	0	0	1	1					
0	0	1	0	0					
0	0	1	0	1					
0	0	1	1	0					
0	0	1	1	1					
0	1	0	0	0					
0	1	0	0	1					
0	1	0	1	0					
0	1	0	1	1					
0	1	1	0	0					
0	1	1	0	1					
0	1	1	1	0					
0	1	1	1	1					
1	0	0	0	0					
1	0	0	0	1					
1	0	0	1	0					
1	0	0	1	1					
1	0	1	0	0					
1	0	1	0	1					
1	0	1	1	0					
1	0	1	1	1					
1	1	0	0	0					
1	1	0	0	1					
1	1	0	1	0					
1	1	0	1	1					
1	1	1	0	0					
1	1	1	0	1					
1	1	1	1	0					
1	1	1	1	1					

current state (equations)
new input = 1
state J
 2^m
 $x=0$
(old state J)
list

State Table

(رسالة)

expansion in two dimensions.

1-dimensional table) can become quite lengthy
(m =no. of flip-flops; n =no. of inputs)

| 2-dimensional table has the present state in the


* Two dimensional state table :-

Inputs		next state		Output			
A	B	C	D(A)	D(B)	D(C)	X=0	X=1
			X=0 Y=0	X=1 Y=0	X=0 Y=1	Y	Y
0	0	0	0 0	0 0	0 1	0	0
0	0	1	0 0	0 0	1 1	1	0
0	1	0	0 0	0 0	1 0	1	0
0	1	1	0 0	0 0	1 0	1	0
1	0	0	0 0	0 0	1 0	1	0
1	0	1	0 0	0 0	1 0	1	0
1	1	0	0 0	0 0	1 0	1	0
1	1	1	0 0	0 0	1 0	1	0

Step 3: State Diagrams

بعد از
State table.


- The sequential circuit function can be represented in graphical form as a state diagram with the following components:
 - A circle with the state name in it for each state
 - A directed arc from the Present State to the Next State for each state transition
 - A label on each directed arc with the Input values which causes the state transition, and
 - A label:
 - In each circle with the output value produced, or
 - On each directed arc with the output value produced.




State Diagram Convention

Moore Machine:

جذور مكانته
عمر الحالة
دورة
 $x = 1$
الانتقال مع
حالات




Example:



Moore type output depends
only on state

Mealy Machine:

جذور مكانته
عمر الحالة
دورة
 $x = 1$
الانتقال مع
حالات




Mealy type output depends
on state and input

State Diagram For The Example

- Graphical representation of the state table:

output J_1 و J_1 next state J_1 (state) \rightarrow J_1 (input)



* Mealy design: (ذرة) State output

Present State	Input	Next State	Output
$A(t), B(t)$	$x(t)$	$A(t+1), B(t+1)$	$y(t)$
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

↓ ↓
4 states 4 states

output (mealy) (input)
كيف عرفنا في (input) يغير وعنصير

$2^n = \text{out going arrows}$

لكل زر اثنين من الرسم صحيحة، كل زر
بعد الرسم بالامثلية: كل زر كل
له مدخلين مدخلين مدخلين
له منها عدد اسهم = 2^n

state	-
s0	00
s1	01
s2	10
s3	11

نحصل على تكون ال
binary الرقمية
(index)
صونته الرقمه
خريطة سبيس ال

* قاعدة ال (diagram) هو سهل فراذه ال *

Example2

- Derive the state table and state diagram for the sequential circuit

* inputs : x, y . (2)

* outputs : Z . (1)

it's fine to have the output as same as the current state.

$A = Z \rightarrow$ current state = output.

→ number of flip flops we have.

* the State elements : A .


* the next state : $D(A)$.

→ Writing the Equations:-

① input equation: $D(A) = x \oplus y \oplus A$.

② output equation: $Z = A \rightarrow$ a Moore design.

$(y \oplus x)$ inputs will be used as function of the state
go output $J_1 \oplus J_0$



* One dimension state table :-

present state	inputs	next state	output
A	x, y	$D(A)$	Z ($Z = A$)
0	0 0	0	0
0	0 1	1	0
0	1 0	1	0
0	1 1	0	0
1	0 0	1	1
1	0 1	0	1
1	1 0	0	1
1	1 1	1	1

odd function \oplus ($J_1 \oplus J_0$)

Example2 Cont.

- State Table:

use (XOR) $\rightarrow U$

J_1 * J_2

(1) ones $\rightarrow 1$

(0) ones $\rightarrow 0$


$2^2 = 4$ columns

Preset State $A(t)$	Next State				Z
	$XY = 00$	$XY = 01$	$XY = 10$	$XY = 11$	
0 (current state)	$A(t+1)$	$A(t+1)$	$A(t+1)$	$A(t+1)$	0
1	1	0	0	1	1

output $\rightarrow Z$

نقطة معينة على
الخط يمكن أن
لا يتعارض مع
يكون ممكناً أن
يكون ممكناً أن
يكون ممكناً أن

- State Diagram:



Example3

01, 10

43

- Derive the state table and state diagram for the sequential circuit:

* inputs: x

* state elements: A, \bar{A}, B, \bar{B}

* output: y .



④ Equations:- $y = \bar{A} \cdot \bar{B} \cdot \bar{x} = A + B + x$

flip flop: $D(A) = (\bar{A} \cdot x) \oplus \bar{B}$

flip flop: $D(B) = B \oplus A$

Present state inputs

AB	x	$D(A), D(B)$	y
00	0	1 0	0
00	1	0 0	1
01	0	1 1	1
01	1	1 1	1
10	0	0 0	1
10	1	0 0	1
11	0	0 0	1
11	1	1 1	1




State Name	State Value
S_0	00
S_1	01
S_2	10
S_3	11

Example 4 [we will use an SR/(Master Slaved Flip-flops)]

- Derive the state table and state diagram for the sequential circuit:

لدينا (inputs) x و \bar{x}
 يوجد مدخلان معاً x و \bar{x} وهذا يعني أن المدخلين مترافقين
 (0/1) catching



* Write the inputs/outputs equation for this sequential circuit:-

(2-input equations) و (2-output equations) (flip flop) لـ *

The input Equations:-

$$S(A) = X \cdot \bar{Q}_A$$

$$R(A) = \bar{X} + Q_A \rightarrow \therefore X \cdot \bar{Q}_A = \bar{X} + Q_A$$

$$S(B) = Q_B + \bar{Q}_A = \bar{Q}_B \cdot Q_A$$

$$R(B) = Q_B + Q_A$$

$$\therefore S/R$$

The output Equations:

$$y(t) = y = \boxed{\cancel{(Q_A \cdot \bar{Q}_B)}} + X$$

(Mealy design)

output depends on input x



Example4 Cont.

Q1 (Reset): $\bar{D}_A = 1$
 current state = 0
 $Q_0 (Set): D_A = 1$
 current state = 1
 method: 00 (hold) : next state = 1
 01 (reset) : next state = 0
 10 (set) : next state = 1
 11 (hold) : next state = 1

(DFF) ذكرى (DFF) ذكرى
 (SRFF) ذكرى (SRFF) ذكرى
 (SIR) ذكرى (SIR) ذكرى
 (Hold) $D_A = 1$ / $R_A = 1$ / $S_A = 1$ / $Q_A = 1$
 (Set) $D_A = 0$ / $R_A = 0$ / $S_A = 0$ / $Q_A = 0$
 (Reset) $D_A = 1$ / $R_A = 1$ / $S_A = 0$ / $Q_A = 0$
 (Hold) $D_A = 0$ / $R_A = 0$ / $S_A = 1$ / $Q_A = 1$
 (Set) $D_A = 1$ / $R_A = 0$ / $S_A = 1$ / $Q_A = 1$
 (Reset) $D_A = 1$ / $R_A = 1$ / $S_A = 1$ / $Q_A = 0$
 (Hold) $D_A = 1$ / $R_A = 0$ / $S_A = 0$ / $Q_A = 1$
 (Set) $D_A = 0$ / $R_A = 0$ / $S_A = 1$ / $Q_A = 1$


- State Table

2 flipflops
 2 state elements:



Present State $Q_A Q_B$	Input X	$X \cdot \bar{Q}_A$	$X \cdot Q_A$	$S_A R_A$ Reset	$S_B R_B$ Reset	Next State $Q_A(t+1) Q_B(t+1)$	Output Y(t)
0 0	0	0 1	0 1	0 1	0 1	0 0	0
0 0	1	1 0	1 0	1 0 set	0 1	1 0	1
0 1	0	0 1	0 1	0 1 reset	0 1	0 0	0
0 1	1	1 0	1 0	1 0	0 1	1 0	1
current values 1 0	0	0 1	0 1	1 0 reset	0 1	0 1	1
1 0	1	0 1	1 0	0 1	1 0	0 1	1
1 1	0	0 1	0 1	0 1	0 1	0 0	0
1 1	1	0 1	0 1	0 1	0 1	0 0	1

- State Diagram:



Exercise: Derive the state diagram of the following Circuit (The last Example - important).



■ Logic Diagram:

Moore or Mealy?

What is the reset state?

(switch) ناہل (Switch)
قيمة ابتدائية لـ D (Initial value of D)
صفر؟ من نزول (Switched from zero)
فيسن جيل كل دينار (Switched from one)
الحالات (States)
سبعين سال (70 years)
Reset (Reset)

(active low) (Active low)
x (XOR)
JEP Reset (Reset)
S (Set)



Step1: Flip-Flop Input Equations


- Variables
 - Inputs: None
 - Outputs: Z
 - State Variables: A, B, C
- Initialization: Reset to (0,0,0)
- Equations

$$\begin{array}{ll} \bullet A(t+1) = BC & Z = A \\ \bullet B(t+1) = B'C + BC' = B \oplus C & \\ \bullet C(t+1) = A'C' & \end{array}$$

:(inputs) (Equations) \rightarrow (outputs)

$$\begin{aligned} D(A) &= B \cdot C & D(C) &= \bar{A} \cdot \bar{C} \\ D(B) &= (\bar{B} \cdot C) + (B \cdot \bar{C}) = B \oplus C & \\ Z &= A \quad (\text{Moore}) & \text{outputs} & \text{Eqn.} \\ \text{inputs} & \text{decisions} & & \\ \text{external input} & \rightarrow \text{state} & \text{input} & \text{output} \\ \text{state} & \rightarrow \text{output} & & \end{aligned}$$

Step 3: State Diagram




A	B	C	$A^+B^+C^+$	Z
0	0	0	0 0 1	0
0	0	1	0 1 0	0
0	1	0	0 1 1	0
0	1	1	1 0 0	0
1	0	0	0 0 0	1
1	0	1	0 1 0	1
1	1	0	0 1 0	1
1	1	1	1 0 0	1

- Are all states used? Which ones?


Chapter Jl. (۵)  *

5-5 Sequential Circuit Design




Formulation: Finding a State Diagram

- In specifying a circuit, we use states to remember meaningful properties of past input sequences that are essential to predicting future output values.
binary inputs ↪ يكونون ديجيتال بحسب ترتيب المدخلات (الذى يأتى من المدخلات السابقة) ↪ حسب مدخلات سابقة ↪ يتحقق على المخطط على المدة السابقة ↪ يتحقق على المخطط على المدة السابقة.
- As an example, a sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e., recognizes an input sequence occurrence.
رقم يتحقق في الحالات السابقة.
- Next, the state diagram, will be converted to a state table from which the circuit will be designed.



Sequence Detector Example: 1101

Sequential design
system:-
mealy moore.



Input X: 00111001101011011010011110111 → sequence : 1101
Output Z: 000000000001000010010000000000 → sequence : 1101


(output = 1) لذى
ازمة بمدقات من الـ 1101

Overlapping sequences are allowed


If the sequence is (0011) :

input X: 00111001101011011010011110111
output Z: 00000000000000000000000000000000

The sequence (1101):-



* To Draw the state Diagrams



*) عندما تكون ترتيد

ترتيب القيمة السابقة
نفسها (State)
جديدة

*) بينما عندما نزور
و نرتيد ترتيب القيمة
السابقة (أي لا نهم) من الـ
الـ sequence

0797770608

نحو لخواص

(state) الرسمة
(diagram)

(state) جدول
(table)

عادي مراده اف هم.

A	B	X	D _A	D _B
0	0	0	0	0
0	1	1	1	0
1	0	1	0	1
1	1	0	0	0


$$\begin{aligned} D_A &= AB + \bar{A}BX \\ D_B &= BX \end{aligned}$$

present state	inputs	next state	outputs
S ₀ 00	0	S ₀ (00)	0
S ₀ 00	1	S ₁ (01)	0
S ₁ 01	0	S ₀ (00)	0
S ₁ 01	1	S ₂ (10)	0
S ₂ 10	0	S ₃ (11)	0
S ₂ 10	1	S ₂ (10)	0
S ₃ 11	0	S ₀ (00)	
S ₃ 11	1	S ₁ (01)	1

لدي بذال Equations (Binary bits) of states (Binary code) و (States) الـ 4
الـ 4 States (binary state) و (state) الـ 4 مكون من قيمه الـ 16
الـ 4 states
state encoding
 $S_0 = 00$
 $S_1 = 01$
 $S_2 = 10$
 $S_3 = 11$

$L_{\text{sum}} = 11$

* نريد رسم الـ (design) بـ (K-maps)



$$G^1 \text{ for } (D_A) = 7$$

$$G^1 \text{ for } (D_B) = 12$$

$$G \text{ for } (Z) = 3$$

$$\text{Total } G = 22$$

Reset active high \rightarrow purple (1)

Reset active low \rightarrow purple (0)

(K-map) Z (X)


output Z

0	0	0	0
0	0	1	0

$$Z = ABX$$

0797770608

* The state diagram as a Moore Machine:-



State
table

JJ Devi (X)

Present state	input	next state	output.
S0 (Q0 Q1) Q0 Q1	0	000 000 Q0 Q1 000 Q0 Q1	0
S0	1	001	0
S1 (001)	0	000	0
S1	1	010	0
S2 (010)	0	011	0
S2	1	010	0
S3 (011)	0	000	0
S3	1	100	0
S4 (100)	0	000	0
S4	1	010	0

We have (5 states)
so, we need at least (3) bits.

(X) size of the table
8x8
iment $2^4 = 16$

0797770608

$D(Q_A) := Q_A^+$			
$\overline{Q_C}$			
0	0	0	0
0	0	1	0
0	0	0	0
0	0	0	0
0	0	0	0

13 VLP
unused states.

$$Q_A^+ = DQ_A = \bar{Q}_A Q_B Q_C X$$

$D(Q_C) := Q_C^+$			
$\overline{Q_C}$			
0	1	0	0
1	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

$$Q_C^+ := \bar{Q}_A Q_B Q_C X + Q_A \bar{Q}_B \bar{Q}_C X.$$

$$D(Q_B) := Q_B^+$$


$D(Q_B) := Q_B^+$			
$\overline{Q_C}$			
0	0	1	0
1	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

Z :-

0	0	0	0
0	0	0	0
0	0	0	0
1	1	0	0

$$Z = Q_A \bar{Q}_B \bar{Q}_C$$


the logic diagram



0797770608

0797770608

UP / down counters-



$x=1, y=0 \rightarrow$ down counter.

$x=0, y=1 \rightarrow$ up counter.


2 inputs $(x, y) \rightarrow$ state
(y conditions)
عدد الحالات =

0797770608


~~(1-input)~~ ~~alp~~ (State table) $J_2 = (\text{Up counter}) \cup \otimes$

Present state	Inputs	next state		No outputs
		D _A	D _B	
00	0	00		
00	1	01		
01	0	01		
01	1	10		
10	0	10		
10	1	11		
11	0	11		
11	1	00		

The state = the output.



$$DA = A\bar{B} + AB\bar{X} + \bar{A}BX.$$



$$DB = \bar{B}X + BX.$$

-& (K-maps) J₂ \otimes


For the sequential circuits :-

analysis: التحليل

... خطوات الحل ...

$$y = \underline{\text{output}} \quad \text{نكتي المدخلات} \quad \textcircled{1}$$

$$D_A = \underline{\text{next states}} \quad \text{D_B} = -$$



Design: المخطط

(word) Specification (المقدمة) $\textcircled{1}$

(state diagram) $\textcircled{2}$

(state table) $\textcircled{3}$

$$y(\text{out}) \rightarrow N \quad (\text{k-maps}) \quad \text{نخل} \quad \textcircled{2}$$

$$D_A \quad (\text{next state})$$

$$D_B$$

وهي وظيفات الـ logic equations (متغيرات مبنية) $\textcircled{4}$


بعد ذلك (Equations) نرسم المكثف (gates) التوصلينا بالمدارات $\textcircled{5}$

logics of's (جداول) \rightarrow state diagram $\textcircled{6}$

079770608

designing (State diagram) $\textcircled{7}$

more easily
من السهل
state diagram



counter 11

2-inputs.

Exercise



down counter
دستگاه
(عکس مفهومی)
نحوی (الجبر)
لینک (الجبر)

down counter.


- Use (D Flip-Flops) design a counter that counts

00, 01, 10, 11, 00, 01, 10, 11, ..etc. (11) : the maximum value

- The counter also has an input x such that the counter pauses if $x=0$ and

proceeds to the next state if $x=1$. $\bar{x} = \text{state}$ \rightarrow $x = \text{output}_1 = \text{counter } 11$

Reset (0)



Present State $Q_1 Q_0$	Next State	
	$X=0$ $Q_1^+ Q_0^+$	$X=1$ $Q_1^+ Q_0^+$
00	00	01
01	01	10
10	10	11
11	11	00

↑ up counter: $Q_1 Q_0$ \rightarrow $Q_1^+ Q_0^+$
↑ down counter: $Q_1 Q_0$ \rightarrow $Q_1^+ Q_0^+$

down counter: $Q_1 Q_0$ \rightarrow $Q_1^+ Q_0^+$

2bit counter \rightarrow $Q_1^+ Q_0^+$ $0 \rightarrow 3$

	Q_0^+	Q_1
Q	0	1
0	0	1
1	1	0
2	1	1
3	0	1
4	1	0
5	1	0
6	0	0
7	0	0


$$Q_0^+ = X \oplus Q_0$$

	Q_1^+	Q_1
Q	0	1
0	0	1
1	1	0
2	1	1
3	0	1
4	1	0
5	1	0
6	0	0
7	0	0

$$Q_1^+ = \bar{X}Q_1 + Q_1\bar{Q}_0 + X\bar{Q}_1Q_0$$

Exercise

* The three states which we don't use are:-



state 7 : 111
state 6 : 110
state 5 : 000
state 4 : 001

if we are in one of the unused states.
(011, 100)

- Use D-FFs to design the sequential circuit that implements the following state table. Note that there are three unused states (000, 110 and 111).

Present State → 3 bits			Input → 1 bit	Next State		
A	B	C	X	A	B	C
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	1	1
0	1	0	1	1	0	0
0	1	1	0	0	0	1
0	1	1	1	1	0	0
1	0	0	0	1	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	0	1	1	1	0	0

2⁴ = 16 : ~~16~~ K-map cells

Unused states: 000, 110, 111

We have 3 K-maps:

K-map A:

0	0	0	0
0	1	1	0
0	0	0	0
1	0	0	0

K-map B:

0	0	0	0
0	1	1	0
0	0	0	0
1	0	0	0

K-map C:

0	0	0	0
0	1	1	0
0	0	0	0
1	0	0	0

DA = _____

DB = 16 cell K-map




DC = 16 cell K-map

Solution

states
of the system
X
used states.
 A_{t+1}
الحالات
الجارية
الحالية
الحالات
الجديدة
 B_{t+1}

		C		B			
		0	1	3	2		
		4	5	7	6		
		12	13	15	14		
		8	9	11	10		
	X	1	1	1	1		

from unused state
to state ①



		C		B			
		0	1	3	2		
		4	1	7	6		
		12	13	15	14		
		8	9	11	10		
	X	1	1	1	1		

		C		B			
		0	1	3	2		
		4	1	7	6		
		12	13	15	14		
		8	9	11	10		
	X	1	1	1	1		


(asynchronous) (فجأة) (FF)
active (R) S
low (high)
 C_{t+1}
(1)

		C		B			
		0	1	3	2		
		4	1	7	6		
		12	13	15	14		
		8	9	11	10		
	X	1	1	1	1		

- 1: 000
state (4)
100 Reset
set Reset

Alises

لـ 1: 000 (الحالات) 1: 000 9: 111 (الحالات) 1: 000



75

خواص اجهزة الـ 1: 000 (الحالات) 1: 000 9: 111 (الحالات) 1: 000


① J-K Flip-flop

→ It has (2 inputs)

(SR-FF)

▪ Behavior of JK flip-flop:

- Same as S-R flip-flop with J analogous to S and K analogous to R.
- Except that $J = K = 1$ is allowed, and It may have direct inputs.
- For $J = K = 1$, the flip-flop changes to the *opposite state* (toggle)



(S)	(R)	$Q(t+1)$	القيمة المخزنة
0	0	$Q(t)$	no change (hold)
0	1	0	reset (يعود إلى القيمة المخزنة).
1	0	1	set (تحرسن)
1	1	$Q(t)$	toggle complement القيمة المخزنة

(not allowed)

▪ Behavior described by the characteristic table (function table):

is rising (current) state (inputs) \rightarrow behavior (JK, FF) \rightarrow (J, K) \rightarrow (Q(t+1)) \rightarrow (Q(t)) \rightarrow (ext state) \rightarrow (ext state)

Design of an edge-triggered J-K Flip-Flop

D_{FF} ب Nad (J, K)

Design a sequential circuit using
 (1) D-type flipflops, and has 2-inputs (J, K)
 such that when


State table of a JK FF:

Present state $Q(t)$	Inputs J K		Next state $Q(t+1)$
0	0	0	0 (hold)
0	0	1	0 (Reset)
0	1	0	1 (Set)
0	1	1	1 (toggle)
1	0	0	1 (hold)
1	0	1	0 (Reset)
1	1	0	1 (Set)
1	1	1	0 (toggle)

$Q(t+1) = D_A$	J
0 0 1 1	J1
1 0 0 1	J0 (1 bit) (1 k-mpp) Used

$$Q(t+1) = D_A = J\bar{Q} + K'Q$$

Called the characteristic equation



J-K Flip-Flop Excitation Table

Characteristic J-K flip-flop table

(inputs) ال حالي (Present) J-K و (next state) ال آتی (Next)

	Q(t)	Q(t+1)	J	K	Operation
(hold)	0 (0)	0	0	X	No change (hold)
(Reset)	0 (0)	1	1	X	Set
	0 X ↓ don't care.	0	X	1	Reset
	1	1	X	0	No Change
$\bar{Q}=1 \rightarrow$	10 (set) 11 (toggle)	Reset Toggle	01	\rightarrow	10 (set) 00 (toggle). $\times 0 \rightarrow$

T Flip-Flop

The external inputs are important here because they make (Set/Reset) \rightarrow It has (1-input)

- Behavior described by its characteristic table:


- Has a single input T
 - For $T = 0$, no change to state
 - For $T = 1$, changes to opposite state

- Same as a J-K flip-flop with $J = K = T$

T	$Q(t+1)$
0	$Q(t)$ no change
1	$\overline{Q(t)}$ complement

Characteristic equation:

$$Q(t+1) = \overline{T}Q(t) + T\overline{Q}(t)$$



it may have
direct inputs

T	$Q(t)$	$Q(t+1)$
0	0	hold 0
0	1	reset 0
1	0	complement 1

$T \oplus Q(t)$

80


Scanned with CamScanner

T Flip-Flop Realization

- Using a D Flip-flop:

(D.FF) $Q_0(T,FF)$ state

$$D = T \oplus Q(t) \rightarrow \text{present state.}$$



- Cannot be initialized to a known state using the T input
 - Reset (asynchronous or synchronous) essential

direct inputs \rightarrow set $S=1, R=0$
 \rightarrow reset $R=1, S=0$

T Flip-Flop Excitation Table

(جدول الحالة)

next state = current state $\rightarrow T=0$

next state = complement of current state $\rightarrow T=1$

$Q(t)$	$Q(t+1)$	T
0	0	0 No change (hold)
0	1	1 toggle.
1	0	1 toggle. 0 hold.

$Q(t+1)$	T	Operation
$Q(t)$	0	No change (hold)
$\bar{Q}(t)$	1	Complement (toggle)
*	*	Toggle No change (hold)

Flip-Flops Characteristics

For analysis For design


- Characteristic table - defines the next state of the flip-flop in terms of flip-flop inputs and current state
or (Character Equation)
we have logic Diagram → we want to build the state Diagram
- Characteristic equation - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.
- Excitation table - defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

we have the state diagram → we want to build the logic diagram.

D Flip-Flop Descriptors

- Characteristic Table

D	Q(t+1)	Operation
0	0	Reset
1	1	Set



Q(t)	D	Q(t+1)
0	0	0 → reset (hold)
0	1	1 → set (D) due to hold
1	0	0 → reset
1	1	1 → hold

- Characteristic Equation

$$Q(t+1) = D$$

- Excitation Table

Q(t + 1)	D	Operation
0	0	Reset
1	1	Set


$$Q(t+1) = D.$$

characteristic Equation

S-R Flip-Flop Descriptors

- Characteristic Table

	S R	Q(t+1)	Operation
$Q(t) \cdot \bar{S} \bar{R}$	0 0	$Q(t)$	No change (Hold)
at 1. S.R	0 1	0	Reset
	1 0	1	Set
	1 1	?	Undefined (not allowed). X !



- Characteristic Equation


$$Q(t+1) = S + \bar{R} Q, S \cdot R = 0 \Rightarrow Q(t) \cdot \bar{S} \cdot \bar{R} + S \cdot \bar{R} \cdot 1.$$

- Excitation Table

$Q(t)$	$Q(t+1)$	S R	Operation
0	0	0 X	No change / Reset (00)
0	1	1 0	Set
1	0	0 1	Reset
1	1	X 0	No change / set (10)


Flip-flop Behavior Example

- Use the characteristic tables to find the output waveforms for the flip-flops shown: positive edge. → changes.




Flip-Flop Behavior Example (continued)

- Use the characteristic tables to find the output waveforms for the flip-flops shown:



Exercise: Find State Diagram

(T-FF)




* Slide (88) :- Exercises .

--- خواص العمل ---

① $\begin{pmatrix} \text{outputs / inputs} \\ \text{Equations} \end{pmatrix}$ نكتة ال

② $\begin{pmatrix} \text{state} \\ \text{table} \end{pmatrix}$ تجربة ال

③ $\begin{pmatrix} \text{state} \\ \text{diagram} \end{pmatrix}$ رسم ال

* قبل كل ذلك
 يجب أن تحدد
 الأدلة
 

ومن هنا أتعال

نستخرج أثني عشر معملاً

لـ Moore (مُور)

أو Mealy (ميلى)

*) n inputs / one output $y = A \oplus B \oplus C$

$$\begin{aligned} \rightarrow T(A) &= \bar{C} \\ \rightarrow T(B) &= A \\ \rightarrow T(C) &= \bar{B} \end{aligned} \quad \left. \begin{array}{l} \text{for flipflops} \\ \text{The input Equations} \\ \text{are straight forward (يسهل)} \end{array} \right\}$$

0797770608

2.⊗

نوعي
الاصطلاحات
عادةً مترافق
معها

Truth Table

Present State			no-inputs	$T(A) = c$	$T(B) = a$	$T(C) = b$	next state			outputs
A	B	C					A^+	B^+	C^+	Y
0	0	0		1	0	1	1	0	1	0
0	0	1		0	0	1	0	0	0	1
0	1	0		1	0	0	1	1	0	1
0	1	1		0	0	0	0	1	0	1
1	0	0		1	1	1	0	1	1	0
1	0	1		0	1	1	1	1	1	1
1	1	0		1	1	0	1	1	0	0
1	1	1		0	1	0	0	0	1	1

($C^+ / B^+ / A^+$) لكي نوعي الـ⊗

: $T(A) / T(B) / T(C)$ مُؤدي إلى

بناءً عليه خردد الذي يغير

. toggle ← إما معاikan

$$\begin{cases} S_1 = T(A) \\ S_2 = T(B) \\ S_3 = T(C) \end{cases} \quad \begin{cases} \text{إذا تغير} \\ \text{أي اثنين} \end{cases} \quad \rightarrow \text{no change (hold)}$$


الـ⊗ نوعي بـ⊗ (XOR function) مُؤدي ← عدد الـ⊗

رجوع ناتج (1) خردد الـ⊗

$$\begin{cases} T(A) \\ T(B) \\ T(C) \end{cases}$$


← (next state)

لـ⊗ تكون الـ⊗ . (state)



0797770608

- \rightarrow (unused states) \rightarrow also \times



is state(0) \rightarrow موجود نیست

(Unused state) ممکن نیست