


▶ POWER UNIT



DIGITAL LOGIC
WALEED DWEIK



 *Power Unit - ju*



<http://powerunit-ju.com>

DIGITAL & COMPUTER SYSTEMS - Digital System

- Takes a set of ^{منفصلة} *discrete* information ^{مدخلات} *inputs* and discrete internal information (*system state*) and generates a set of *discrete* information ^{مخرجات} *outputs*.
 حالة النظام تطبق على المدخلات.
- Digits (Latin word for fingers) : Discrete numeric elements
- Logic : Circuits that operate on a set of two elements with values 0 (False), 1 (True)
- Computers are digital logic circuits



Types of Digital Systems


- No state present لا يحضن لأي حالة.
 - Combinational Logic System
 - Output = Function(Input) (no difference).
That's why
- State present يحضن لحالة.
 - Synchronous Sequential System: State updated at discrete times.
(تسلسلي متزامن) (تغير الحالة في وقت معين، كل فترة معينة)
 - Asynchronous Sequential System: State updated at any time.
(تسلسلي غير متزامن) (تغير الحالة في أي وقت عشوائي)
 - State = Function (State, Input)
 - Output = Function (State) or Function (State, Input)

Moore

Mealy

Signal Examples Over Time

Time



Continuous
in value &
time

Analog


تناظري (مقطوع غير مستقيمة)

Digital

رقمي (مقطوع مستقيمة)

Asynchronous


تغيير غير منتظم مع الوقت



Discrete in
value &
continuous
in time

Synchronous


تغيير منتظم مع الوقت



Discrete in
value &
time

Digital System Example

A Digital Counter (e. g., odometer): العداد الرقمي.



Inputs: Count Up, Reset

Outputs: Visual Display

State: "Value" of stored digits

Synchronous or Asynchronous?

* صين: تتغير المسافة المقطوعة، حسب سرعة السيارة.

And Beyond – Embedded Systems

- Computers as integral parts of other products
- Examples of embedded computers
 - 1. ● Microcomputers
 - 2. ● Microcontrollers
 - 3. ● Digital signal processors
- Examples of embedded systems applications

Cell phones	Dishwashers
Automobiles	Flat Panel TVs
Video games	Global Positioning Systems
Copiers	

تطبيقات على الأنظمة الحاسوبية المضمنة في الأجهزة.


INFORMATION REPRESENTATION - Signals

- Information variables represented by physical quantities.
 - For digital systems, the variables take on discrete values.
 - Two level, or binary values are the most prevalent values in digital systems.
منتهى / شائع .
 - Binary systems have higher immunity to noise.
شأنه .
 - Binary values are represented abstractly by:
بشكل تجريدي .
تمثيله .
 - 1. digits 0 and 1
 - 2. words (symbols) False (F) and True (T)
كلمات (0) (1)
 - 3. words (symbols) Low (L) and High (H)
كلمات (0) (1)
 - 4. and words On and Off.
(1) (0)
- Binary values are represented by values or ranges of values of physical quantities.

Binary Values: Other Physical Quantities

- What are other physical quantities represent 0 and 1? \otimes where do we use the binary system?
 - 1● CPU → Voltage
 - 2● Disk → Magnetic Field Direction
 - 3● CD → Surface Pits/Light
 - 4● Dynamic RAM → Electrical Charge stored in capacitors → (المكثف)

Signal Example – Physical Quantity: Voltage



NUMBER SYSTEMS – Representation: (تمثيل - الأنظمة العددية)

- Positive radix, positional number systems
- A number with radix r is represented by a string of digits:

$$\boxed{A_{n-1}} A_{n-2} \dots A_1 A_0 \cdot A_{-1} A_{-2} \dots A_{-m+1} \boxed{A_{-m}}$$

(MSD) \downarrow \uparrow radix-point \downarrow (LSD)
 فيكون متساوية: مستحيل تحويل
 لعرض عدد الأساس. دائماً أقل بواحد
 فاصلة عشرية: radix-point

- i represents the position of the coefficient (المرتبة)
- r^i represents the weight by which the coefficient is multiplied (الغانة) (وزن المتلة)
- A_{n-1} is the most significant digit (MSD) and A_{-m} is the least significant digit (LSD) (أعلى قيمة خانة. المتلة ذات أعلى وزن) (أقل قيمة خانة. المتلة ذات أقل وزن).
- The string of digits represents the power series:

$$\sum_{i=-m}^{n-1} A_i r^i \quad (Number)_r = \left(\sum_{i=0}^{n-1} A_i r^i \right) + \left(\sum_{j=-m}^{-1} A_j r^j \right)$$

مجموع

- * radix: الأساس
- * Decimal system: النظام العشري. أساسه العدد (10)
- * radix-point: فاصلة عشرية
- * Binary-point: فاصلة النظام الثنائي

Integer Portion للأعداد الصحيحة
Fraction Portion للأعداد العشرية

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2004 Pearson Education, Inc.

Number Systems - Examples

	General	Decimal (النظام العشري (r=10))	Binary (النظام الثنائي (r=2))
Radix (Base)	r	10	2
Digits	$0 \rightarrow r-1$ $(0 \leq A_i < r)$	$0 \rightarrow 9$ $(0 \leq A_i < r-1)$	$0 \rightarrow 1$
Powers of Radix	r^0 r^1 r^2 r^3 r^4 r^5 r^{-1} r^{-2} r^{-3} r^{-4} r^{-5}	$10^0 = 1$ $10^1 = 10$ $10^2 = 100$ $10^3 = 1000$ $10^4 = 10,000$ $10^5 = 100,000$ $10^{-1} = 0.1 = \frac{1}{10}$ $10^{-2} = 0.01 = \frac{1}{100}$ $10^{-3} = 0.001 = \frac{1}{1000}$ $10^{-4} = 0.0001 = \frac{1}{10000}$ $10^{-5} = 0.00001 = \frac{1}{100000}$	$2^0 = 1$ $2^1 = 2$ $2^2 = 4$ $2^3 = 8$ $2^4 = 16$ $2^5 = 32$ $2^{-1} = 0.5 = \frac{1}{2}$ $2^{-2} = 0.25 = \frac{1}{4}$ $2^{-3} = 0.125 = \frac{1}{8}$ $2^{-4} = 0.0625 = \frac{1}{16}$ $2^{-5} = 0.03125 = \frac{1}{32}$

Example

$$1. \quad (403)_5 = 4 \times 5^2 + 0 \times 5^1 + 3 \times 5^0 = (103)_{10}$$


نوع النظام (قاسي) وهو نفسه ال radix (الأساس).

* digits must be: : نلاحظ

$$\begin{aligned} & 0 \leq A_i \leq 4. \\ \text{or} & \quad 0 \leq A_i < 5. \end{aligned}$$


$$2. \quad (103)_{10} = 1 \times 10^2 + 0 \times 10^1 + 3 \times 10^0 = 103$$

* Example (1):



* Example (2): change from binary system → to decimal system:

نظام النظام الثنائي ... Binary-point ...



$$2^2 * 1 + 2^1 * 0 + 2^0 * 1 + 2^{-1} * 1 + 2^{-2} * 0$$

$$4 + 1 + 0.5 =$$

5.5 → in decimal.

BASE CONVERSION - Positive Powers of 2

- Useful for Base Conversion : * مفيد للتحويل بين الأنظمة.

Exponent	Value
* $0 = 2^0$	1
* $1 = 2^1$	2
* $2 = 2^2$	4
* $3 = 2^3$	8
* $4 = 2^4$	16
* $5 = 2^5$	32
* $6 = 2^6$	64
* $7 = 2^7$	128
* $8 = 2^8$	256
* $9 = 2^9$	512
* $10 = 2^{10}$	1024

Exponent	Value
* $11 = 2^{11}$	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536
17	131,072
18	262,144
19	524,288
* $20 = 2^{20}$	1,048,576
21	2,097,152

* $2^{30} : 1073741824$
* $2^{40} : 1.09 * 10^{12}$
* $2^{50} : 1.1 * 10^{15}$

Special Powers of 2 * memorize.

* 2^{10} (1024) is Kilo, denoted "K"

(لأن الكيلو = 1000 وأقرب عدد له (1000) هو (1024) وهو (2^{10}))

* Example: 20. KB \Rightarrow $(20 * 1024)$ byte.

* 2^{20} (1,048,576) is Mega, denoted "M"

* 2^{30} (1,073, 741,824) is Giga, denoted "G"

* 2^{40} (1,099,511,627,776) is Tera, denoted "T"

* Note: byte = 8. bite البَايتَ = ٨. بَيْتٌ

Commonly Occurring Bases

الاسم: Name	الأساس: Radix	القيم المقبولة: Digits
ثنائي Binary	2	0, 1
ثماني Octal	8	$0 \leq A_i \leq r-1$ $\leftarrow 0, 1, 2, 3, 4, 5, 6, 7 \rightarrow (r-1)$
عشري Decimal	10	$0, 1, 2, 3, 4, 5, 6, 7, 8, 9 \rightarrow (r-1)$
السادس عشر Hexadecimal	16	$0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F \rightarrow (15) = (r-1)$

- The six letters A, B, C, D, E, and F represent the digits for values 10, 11, 12, 13, 14, 15 (given in decimal), respectively, in hexadecimal. Alternatively, a, b, c, d, e, f can be used.

Binary System

النظام الثنائي :-

- $r = 2$ الأساس
- Digits = $\{0, 1\}$ و $\{false, True\}$ و $\{low, high\}$ و $\{off, on\}$.
- * ■ Every binary digit is called a bit * في صيغة النظام الثنائي فقط في كل قيمة رقمية تسمى (بت). (1,0)
- When a bit is equal to zero, it does not contribute to the value of the number * يمكن استثناء ال (0) من البداية قبل حل السؤال والتحويل للنظام العشري لأن الصفر عند ضربه بأي قيمة يكون الجواب النهائي = صفر.
- Example:

دون الاستثناء.

$$(10011.101)_2 = (1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) + (1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3})$$

بالاستثناء.

$$(10011.101)_2 = (16 + 2 + 1) + \left(\frac{1}{2} + \frac{1}{8}\right) = (19.625)_{10}$$

Octal System النظام الثماني:

- $r = 8$
- Digits = $\{0, 1, 2, 3, 4, 5, 6, 7\}$: الصيغة $(0 \leq A_i \leq r-1)$
- Every digit is represented by 3-bits → More compact than binary
* كل قيمة رقمية في النظام الثماني تعادل (3 قيم رقمية) في النظام الثنائي.
- Example:
 - $(\underset{2}{1}\underset{10}{2}\underset{-1}{.4})_8 = (1 \times \underset{2}{8^2} + 2 \times \underset{1}{8^1} + 7 \times \underset{0}{8^0}) + (4 \times \underset{-1}{8^{-1}})$
 - $(127.4)_8 = (64 + 16 + 7) + \left(\frac{1}{2}\right) = (87.5)_{10}$

Hexadecimal System: النظام السادس عشري

- $r = 16$
- Digits = $\{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, \overset{10}{\underline{A}}, \overset{11}{\underline{B}}, \overset{12}{\underline{C}}, \overset{13}{\underline{D}}, \overset{14}{\underline{E}}, \overset{15}{\underline{F}}\}$ ($0 \leq A_i \leq 15$)
- Every digit is represented by 4-bits
- Example: * كل قيمة رقمية في النظام السادس عشري تعادل (4 قيم رقمية) في النظام العشري.

$$\bullet (B65F)_{16} = (11 \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + 15 \times 16^0)$$

* انتبه! : تحول الرموز من النظام السادس عشري لقيمهم العددية في النظام العشري ونضربهم بعوزن المقولة

$$\bullet (B65F)_{16} = (46687)_{10}$$

* التحويل من الأنظمة العددية المختلفة إلى النظام العشري:

Converting from any Base (r) to Decimal

$$(Number)_r = \left(\sum_{i=0}^{n-1} A_i r^i \right) + \left(\sum_{j=-m}^{-1} A_j r^j \right)$$

Integer Portion Fraction Portion

- Example: Convert $(11010)_2$ to $(N)_{10}$:

Conversion from Decimal to Base (r)

- Convert the Integer Part
- Convert the Fraction Part
- Join the two results with a radix point

* binary: (r=2)

MSD ← → LSD
 تغيير كل اثنيتين
 تغيير كل اربعة
 دسكدا
 $(000)_2 = (0)_{10}$
 $(001)_2 = (1)_{10}$
 $(010)_2 = (2)_{10}$
 $(011)_2 = (3)_{10}$
 $(100)_2 = (4)_{10}$
 $(101)_2 = (5)_{10}$
 $(110)_2 = (6)_{10}$
 $(111)_2 = (7)_{10}$

* octal: (r=8)

0
1
2
3
4
5
6
7
 $(100)_8 = (64)_{10}$
 $(77)_8 = (63)_{10}$
 $(10)_8 = (8)_{10}$
 $(11)_8 = (9)_{10}$
 $(12)_8 = (10)_{10}$
 $(17)_8 = (15)_{10}$
 $(20)_8 = (16)_{10}$

* Hexadecimal: (r=16)

0
1
2
3
...
f
 $(10)_{16} = (16)_{10}$
 $(11)_{16} = (17)_{10}$
 $(1f)_{16} = (31)_{10}$
 $(20)_{16} = (32)_{10}$
 $(ff)_{16} = 255$
 $(100)_{16} = 256$
 Chapter 1 24

Conversion Details



To Convert the Integral Part:

1. Repeatedly divide the number by the new radix and save the remainders until the quotient is zero.
نحفظ الباقي
الى ان يصبح الناتج = صفر
2. The digits for the new radix are the remainders in reverse order of their computation
3. If the new radix is > 10 , then convert all remainders > 10 to digits A, B, ...

A → 10
B → 11
C → 12
D → 13
E → 14
F → 15



To Convert the Fractional Part:

1. Repeatedly multiply the fraction by the new radix and save the integer digits of the results until the fraction is zero or you reached the required number of fractional digits.
لحين وصول الجزء العشري = صفر. فوق القرب !
لضرب
2. The digits for the new radix are the integer digits in order of their computation
3. If the new radix is > 10 , then convert all integers > 10 to digits A, B, ...

Example: Convert 46.6875_{10} To Base 2

- Convert 46 to Base 2:

$$(46)_{10} = (101110)_2$$

لغنا كبرقطة: $\rightarrow 32 + 8 + 4 + 2 = 32 + 14 = (46)_{10}$

Division	Quotient	Remainder
46/2	23	0
23/2	11	1
11/2	5	1
5/2	2	1
2/2	1	0
1/2	0	1

LSD

* في حالة integer ال part.

MSD

- Convert 0.6875 to Base 2:

$$(0.6875)_{10} = (0.1011)_2$$

$0.625 + 0.0625 = (0.6875)_{10}$

Multiplication	Answer
$0.6875 * 2$	1.3750
$0.375 * 2$	0.75
$0.75 * 2$	1.5
$0.5 * 2$	1.0

MSD

* في حالة fraction ال part.

LSD

- Join the results together with the radix point:

$$(46.6875)_{10} = (101110.1011)_2$$

Example: Convert 153.513_{10} To Base 8

- Convert 153 to Base 8:

$$(153)_{10} = (231)_8$$

Division	Quotient	Remainder	
153/8	19	1	LSD
19/8	2	3	
2/8	0	2	MSD

* Can be from (0) to (7) for the octal system

- Convert 0.513 to Base 8: (Up to 3 digits)

عدد المنازل المطلوبة بالجواب

- Truncate: (تقطع) ترك باقي المنازل.

$$(0.513)_{10} = (0.406)_8$$

- Round: (التقريب) التقريب.

$$(0.513)_{10} = (0.407)_8$$

Multiplication	Answer	
$0.513 * 8$	4.104	MSD
$0.104 * 8$	0.832	
$0.832 * 8$	6.656	
$0.656 * 8$	5.248	LSD

- Join the results together with the radix point:

$$(153.513)_{10} = (231.407)_8$$

* in the octal system لا تقرب (1/2) لا تقرب (2/3) تقرب (4) بنسبة تقرب (5/6) تقرب (7)

Example: Convert 423_{10} To Base 16

Division	Quotient	Remainder	
423/16	26	7	↑ LSD
26/16	1	<u>10</u> (A)	
1/16	0	1	MSD

* انجبه! جبه تحويل الأرقام من (10 ← 15) بالرموز
المحفوظة في النظام السادس عشري.

$$(423)_{10} = (1A7)_{16}$$

Converting Decimal to Binary: Alternative Method

1. Subtract the largest power of 2 that gives a positive remainder and record the power
2. Repeat, subtracting from the prior remainder and recording the power, until the remainder is zero
3. Place 1's in the positions in the binary result corresponding to the powers recorded; in all other positions place 0's

* Note: $(0.4075)_8$ octal system. لازم المنازك من (7 ← 0)
 تقره ولكن ما لتالي ...
 $(0.410)_8$
 * لأن ال (7) لا تصبع (1) لأنه تقام ثمانية لذلك نضيف (1) للفترلة التالية ونضعها (صفر).

Example: Convert 46.6875_{10} To Base 2 Using Alternative Method

- Convert 46 to Base 2:

$$(46)_{10} = (101110)_2$$

تضع لول
صوبلا (1)
في مكان المنزلة
والباقي أصفاه

Subtract	Remainder	Power
$46 - 32 = 2^5$	14	5
$14 - 8 = 2^3$	6	3
$6 - 4 = 2^2$	2	2
$2 - 2 = 2^1$	0	1

- Convert 0.6875 to Base 2:

$$(0.6875)_{10} = (0.1011)_2$$

Subtract	Remainder	Power
$0.6875 - 0.500$	0.1875	-1
$0.1875 - 0.125$	0.0625	-3
$0.0625 - 0.0625$	0	-4

- Join the results together with the radix point:

$$(46.6875)_{10} = (101110.1011)_2$$

- Easier way to do it:


Power	64	32	16	8	4	2	1	.	$\frac{1}{2}$	$\frac{1}{4}$	$\frac{1}{8}$	$\frac{1}{16}$
	0	1	0	1	1	1	0	.	1	0	1	1

* ملاحظة: إذا كان الرقم فوري لازم أول منزلة تكون (1) بينما زوي أول منزلة تكون (0) في النظام الثنائي.
Ex: * 10110 : زوي
* 10111 : فوري

Octal (Hexadecimal) to Binary and Back: Method 1

- Octal (Hexadecimal) to Binary:
 - Convert octal (hexadecimal) to decimal (Slide 23)
 - Convert decimal to binary (Slide 24 or Slide 29)

Base (r) .
 or
 octal (r=8) .
 or
 hexadecimal (r=16) .



- Binary to Octal (Hexadecimal):
 - Convert binary to decimal (Slide 23)
 - Convert decimal to octal (hexadecimal) (Slide 24)

⊗ $r=8 = 2^3 \rightarrow$ 3-bits in binary system:

000	: 0
001	: 1
010	: 2
011	: 3
100	: 4
101	: 5
110	: 6
111	: 7

bed

⊗ $r=16 = 2^4 \rightarrow$ 4-bits in binary system:

0000	: 0
0001	: 1
0010	: 2
0011	: 3
0100	: 4
0101	: 5
0110	: 6
0111	: 7
1000	: 8
1001	: 9
1010	: A
1011	: B
1100	: C
1101	: D
1110	: E
1111	: F

bed

Octal (Hexadecimal) to Binary and Back: Method2 (Easier)

octal (r=8) to hexadecimal (r=16).
 Binary (r=2)

- Octal (Hexadecimal) to Binary:
 - **Restate** the octal (hexadecimal) as three (four) binary digits starting at the radix point and going both ways
- Binary to Octal (Hexadecimal):
 - **Group** the binary digits into three (four) bit groups starting at the radix point and going both ways, padding with zeros as needed
 - Convert each group of three (four) bits to an octal (hexadecimal) digit

Octal	0	1	2	3	4	5	6	7
Binary	000	001	010	011	100	101	110	111

Hexadecimal	0	1	2	3	4	5	6	7
Binary	0000	0001	0010	0011	0100	0101	0110	0111
Hexadecimal	8	9	A	B	C	D	E	F
Binary	1000	1001	1010	1011	1100	1101	1110	1111

* ملاحظة :- إذا لم يكونا

النظامين المطلوب التحويل بينهما
 قوة الأساس (2) نقوم بالتحويل
 للنظام العشري (decimal) ومن
 ثم نحول للنظام المطلوب.

- Given that $(365)_r = (194)_{10}$, compute the value of r ?

$$3 \times r^2 + 6 \times r^1 + 5 \times r^0 = 194$$

$$3r^2 + 6r + 5 = 194$$

$$3r^2 + 6r - 189 = 0$$

$$r^2 + 2r - 63 = 0$$

* عبارة تربيعية
تحلل

$$(r - 7)(r + 9) = 0$$

$$r = 7$$

* تأخذ ال (radix) الموجب

فقط و ~~تجاهل~~ تجاهل السالب

Binary Numbers and Binary Coding

⊗ تلاحظ : دائما كتابة ال (codes) باستخدام ال (binary system).

▪ Flexibility of representation

- Within constraints below, can assign any binary combination (called a code word) to any data as long as data is uniquely encoded

* لمعرفة عدد ال (codes) اللازمة :

▪ Information Types

n-bits . $\rightarrow 2^n$. (using binary system, r=2).

• Numeric / عدديّة / رقمية

- Must represent range of data needed
- Very desirable to represent data such that simple, straightforward computation for common arithmetic operations permitted
- Tight relation to binary numbers

• Non-numeric / غير عدديّة / غير رقمية

- Greater flexibility since arithmetic operations not applied
- Not tied to binary numbers

Non-numeric Binary Codes

- Given n binary digits (called bits), a binary code is a mapping from a set of represented elements to a subset of the 2^n binary numbers.
* لمعرفة عدد ال (codes) اللازمة: $[n\text{-bits.} \rightarrow 2^n]$
- Example: A binary code for the seven colors of the rainbow
- Code 100 is not used * متاحة ولكن لم تستخدم عادي

Color	Binary Number
Red	000
Orange	001
Yellow	010
Green	011
Blue	101
Indigo	110
Violet	111

Number of Bits Required

(Number of elements)

- Given M elements to be represented by a binary code, the minimum number of bits, n , needed, satisfies the following relationships:

if $n=3$. $2^3 \geq M > 2^2$ $2^n \geq M > 2^{n-1}$

$(8 \geq 7 > 4)$

$n = \lceil \log_2 M \rceil$, where $\lceil x \rceil$ is called the *ceiling function*, is the integer greater than or equal to x .

عدد البت المطلوب :-

- Example: How many bits are required to represent decimal digits with a binary code?

*if: $r=2$. $n=7$.

* also: $r = (*)$

$M = (*)^n$. (radix) نفس

$M = 10$

$n = \lceil \log_2 10 \rceil = \lceil 3.33 \rceil = 4$

تقريب
للعدد الأكبر

$M = 2^7 = 128$.
(maximum possible number of elements):

Chapter 1

40

Number of Elements Represented

Given n digits in radix r , there are r^n distinct elements that can be represented.

* if we have elements and we want to represent them

But, you can represent m elements, $m \leq r^n$

Examples:

using minimum number of digits of base "r",

You can represent 4 elements in radix $r=2$ with $n=2$ digits: (00, 01, 10, 11).

we use the form:

You can represent 4 elements in radix $r=2$ with $n=4$ digits: (0001, 0010, 0100, 1000).

$$n = \lceil \log_r M \rceil$$

$$\text{Ex: } n = \lceil \log_8 7 \rceil =$$

$$\lceil \log_8 8 \rceil =$$

This second code is called a "one hot" code.

* n : minimum number of bits to represent (M).

$$\text{Ex: } n = \lceil \log_2 365 \rceil = \lceil \log_2 2^{8.8} \rceil = \lceil 8.8 \rceil = 9$$

لا يمكن أيضاً معرفة أكبر قيمة (value) فعل لها / نقلها :

if $r=10$
 $n=2$ then $r^n - 1 = 100 - 1 = 99$ the biggest value.

دائماً تقريباً لأكثر بعدد واحد (+1)

DECIMAL CODES - Binary Codes for Decimal Digits (BCD)

- There are over 8,000 ways that you can choose 10 elements from the 16 binary numbers of 4 bits. A few are useful:

Decimal	8, 4, 2, 1	Excess 3	8, 4, -2, -1	Gray
0	0000	0011	0000	0000
1	0001	0100	0111	0001
2	0010	0101	0110	0011
3	0011	0110	0101	0010
4	0100	0111	0100	0110
5	0101	1000	1011	1110
6	0110	1001	1010	1010
7	0111	1010	1001	1011
8	1000	1011	1000	1001
9	1001	1100	1111	1000

* if we have a digital system:
 $M=10$: elements
 $r=2$
 n must be 4
 because $2^4=16$

Codes will be unused or available.
 0000 ← 0
 0001 ← 1
 0010 ← 2
 0011 ← 3
 ...
 1001 ← 9

these are used codes but codes from (1010 → 1111) will not be used.

slide (44)
 * $(19)_{10} \rightarrow (10011)_2$
 ∴ convert (تحويل)
 * $(19)_{10} \rightarrow (0001\ 1001)$
 ∴ BCD coding (ترميز)
 * أمثلة يتم استخدامها
 ال codes لكي نكتب القيمة الحقيقية للرقم حيث نكتب الرقيم قيمة تختلف عن القيمة الحقيقية.
 Binary coded decimal

* Ex: 1: 0111 : $4-3=1$
 ... 9: 1111 : $12-3=9$

Binary Coded Decimal (BCD)

- Numeric code
- The BCD code is the 8, 4, 2, 1 code
- 8, 4, 2, and 1 are weights → BCD is a *weighted* code
- This code is the simplest, most intuitive binary code for decimal digits and uses the same powers of 2 as a binary number, *but only encodes the first ten values from 0 to 9*
- Example: $1001 (9) = 1000 (8) + 0001 (1)$
غير مستخدم (ماتاق)
- How many “invalid” code words are there?
 - Answer: 6
- What are the “invalid” code words?
 - Answer: 1010, 1011, 1100, 1101, 1110, 1111
 $(10) \quad (11) \quad (12) \quad (13) \quad (14) \quad (15)$

Warning: Conversion ^{و الترميز} or Coding ^{التحويل}?

- Do NOT mix up *conversion* of a decimal number to a binary number with *coding* a decimal number with a BINARY CODE.

- $13_{10} = 1101_2$ (This is conversion) ^{تحويل بين الأنظمة}
8 4 2 1
12+1 = ③
كقيمة

- $13 \Leftrightarrow 0001|0011$ (This is coding) ^{ترميز}
8 4 2 1 8 4 2 1
① ③
كأعداد
← Excess 3

ALPHANUMERIC CODES - ASCII Character Codes

- Non-numeric code \otimes ASCII code:-
if: $n=7$, $r=2$. } \rightarrow then: maximum number of elements = $2^7 = 128$.
- ASCII stands for American Standard Code for Information Interchange (Refer to Table 1-5 in the text)
- This code is a popular code used to represent information sent as character-based data. It uses 7-bits (i.e. 128 characters) to represent:
 - 95 Graphic printing characters
 - 33 Non-printing characters

ASCII Code Table (C++)

Least Significant
ASCII Code Chart

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NUL	SOH	STX	ETX	EOT	ENO	ACK	BEL	BS	HT	LF	VT	FF	CR	SO	SI
1	DLE	DC1	DC2	DC3	DC4	NAK	SYN	ETB	CAN	EM	SUB	ESC	FS	GS	RS	US
2		!	"	#	\$	%	&	'	()	*	+	,	-	.	/
3	0	1	2	3	4	5	6	7	8	9	:	;	<	=	>	?
4	@	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O
5	P	Q	R	S	T	U	V	W	X	Y	Z	[\]	^	_
6	`	a	b	c	d	e	f	g	h	i	j	k	l	m	n	o
7	p	q	r	s	t	u	v	w	x	y	z	{		}	~	DEL


$w = (77)_{16} = (0111\ 0111)_2$
 $w = (57)_{16} = (0101\ 0111)_2$

row ← صف
 column ← عمود
 bit (البت)

$A = (41)_{16} = (0100\ 0001)_2$
 $a = (61)_{16} = (0110\ 0001)_2$

■ ASCII has some interesting properties:

- Digits 0 to 9 span Hexadecimal values 30_{16} to 39_{16}
- Upper case A-Z span 41_{16} to $5A_{16}$
- Lower case a-z span 61_{16} to $7A_{16}$
- Lower to upper case translation (and vice versa) occurs by flipping bit 6



UNICODE

- UNICODE extends ASCII to 65,536 universal characters codes:
 - Non-numeric
 - For encoding characters in world languages
 - Available in many modern applications
 - 2 byte (16-bit) code words

⊗ if: $n = 16$.

$r = 2$.

$2^6 = 65,000$.

PARITY BIT Error-Detection Codes

↳ (ECC) ↳

* يتحقق من الأخطاء الضمنية فقط وتجد الخطأ فقط لا تقوم
بتصحيحه. (تحديد مكان الخطأ فقط).
detect odd number of error
(التحديد)

- Non-numeric
- **Redundancy** (e.g. extra information), in the form of extra bits, can be incorporated into binary code words to detect and correct errors
- A simple form of redundancy is **parity**, an extra bit appended onto the code word to make the number of 1's odd or even. Parity can detect all single-bit errors and some multiple-bit errors
- A code word has **even parity** if the number of 1's in the code word is even
- A code word has **odd parity** if the number of 1's in the code word is odd

4-Bit Parity Code Example

Fill in the even and odd parity bits:

Even Parity Message	Odd Parity Message
0000 → parity bit.	000 <u>1</u>
00 <u>1</u> 1	001 <u>0</u>
01 <u>0</u> 1	01 <u>0</u> 0
0 <u>1</u> 1 <u>0</u>	0 <u>1</u> 1 <u>1</u>
1 <u>0</u> 0 <u>1</u>	1 <u>0</u> 0 <u>0</u>
1 <u>0</u> 1 <u>0</u>	1 <u>0</u> 1 <u>1</u>
1 <u>1</u> 0 <u>0</u>	1 <u>1</u> 0 <u>1</u>
1 <u>1</u> 1 <u>1</u>	1 <u>1</u> 1 <u>0</u>

*Ex: 0001
 ← even parity → odd parity
 0001 ←
 لكي يصبح عدد زوجي.
 0000 →
 لكي يبقى عدد فردي.

* if we have:
 0011
 parity bit نصف
 ← parity=0 → parity=1
 even parity odd parity
 0011 ←
 عدد الوافرات زوجي لذلك
 ← parity ال زوجية.
 0011 →
 عدد الوافرات فردي لذلك
 → parity ال فردية.

The code word "1111" has even parity and the code word "1110" has odd parity. Both can be used to represent the same 3-bit data

* Note to know -

Write the gray codes for:
 0 → 00
 1 → 01
 2 → 11
 3 → 10
 بصره اختلاف بين بت وبت واحد فقط بين كل code والاخرى

Combinational Logic Circuits

- Digital (logic) circuits are hardware components that manipulate binary information.
- Integrated ^[دوائر متكاملة] circuits: transistors and interconnections.
 - Basic circuits is referred to as logic gates (دوائر منطقية).
 - The outputs of gates are applied to the inputs of other gates to form a digital circuit.
- Combinational? Later...

Binary Logic and Gates

- **Binary variables** take on one of two values
- **Logical operators** operate on binary values and binary variables
- Basic logical operators are the logic functions **AND**, **OR** and **NOT**
⊗ Basic operator gates:
① AND: \cdot, \wedge ③ NOT: $\sim, !, -$
② OR: $+, \vee$
- **Logic gates** implement logic functions
- **Boolean Algebra**: a useful mathematical system for specifying and transforming logic functions
- We study Boolean algebra as a foundation for designing and analyzing digital systems!

Notation Examples

▪ Examples:

$Z = X \cdot Y = XY = X \wedge Y$: is read "Z is equal to X AND Y"
 ▪ $Z = 1$ if and only if $X = 1$ and $Y = 1$; otherwise, $Z = 0$ \otimes if: $Z(x,y) = xy$
 غير ذلك

$Z = X + Y = X \vee Y$: is read "Z is equal to X OR Y"
 ▪ $Z = 1$ if (only $X = 1$) or if (only $Y = 1$) or if ($X = 1$ and $Y = 1$)
 (or both) $X \text{ AND } Y = X \cdot Y = \overline{\overline{X \cdot Y}}$

$Z = \bar{X} = X' = \sim X$: is read "Z is equal to NOT X"
 ▪ $Z = 1$ if $X = 0$; otherwise, $Z = 0$ (opposite always).

▪ Notice the difference between arithmetic addition and logical OR:
 (+) العلية الجمع
 (OR) البوابة المنطقية

• The statement:

$1 + 1 = 2$ (read "one plus one equals two")

*is not the same as difference.

$1 + 1 = 1$ (read "1 or 1 equals 1")

Operator Definitions


- Operations are defined on the values "0" and "1" for each operator: معرف الاحتمالات

AND
$0 \cdot 0 = 0$
$0 \cdot 1 = 0$
$1 \cdot 0 = 0$
$1 \cdot 1 = 1$

OR
$0 + 0 = 0$
$0 + 1 = 1$
$1 + 0 = 1$
$1 + 1 = 1$

NOT
$\bar{0} = 1$
$\bar{1} = 0$

$r=2$: } → then $2^2 = 4$
 $n=2$: }
 احتمالات



Truth Tables

~~A B C~~
~~0 0 0~~
~~0 0 1~~
~~0 1 0~~
~~0 1 1~~
~~1 0 0~~
~~1 0 1~~
~~1 1 0~~
~~1 1 1~~

جدول الحقيقة
 يشمل كل الاحتمالات.
 ■ **Truth table** - a tabular listing of the values of a function for all possible combinations of values on its arguments

■ Example: Truth tables for the basic logic operations:

AND		
Inputs		Output
X	Y	Z = X . Y
0	0	0
0	1	0
1	0	0
1	1	1

0 ←
 1 ←
 2 ←
 3 ←

عدد الاحتمالات
 $2^2 = 4$
 احتمالات

OR		
Inputs		Output
X	Y	Z = X + Y
0	0	0
0	1	1
1	0	1
1	1	1

↓
 $2^2 = 4$
 احتمالات

NOT	
Inputs	Output
X	Z = \bar{X}
0	1
1	0

↓
 عدد الاحتمالات = 1
 $2^1 = 2$
 احتمالات فقط


most significant.
 least significant

↑ $2^3 = 8$ ↓

MSbit inputs: LSbit

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Draw:-




Logic Function Implementation


Using Switches

- For inputs:
 - logic 1 is switch closed
 - logic 0 is switch open
- For outputs:
 - logic 1 is light on
 - logic 0 is light off
- NOT uses a switch such that:
 - logic 1 is switch open
 - logic 0 is switch closed


Switches in parallel => OR



Switches in series => AND



Normally-closed switch => NOT




عكس الواقع لأن البوابة
 * عندما يكون المفتاح مغلق يعني البوابة (0)
 * عندما يكون المفتاح مفتوح يعني البوابة (1)

عكس القيمة
 (1 ← 0)
 (0 ← 1)

Logic Function Implementation (Continued)


- Example: Logic Using Switches



- Light is *ON* ($L = 1$) for $L(A, B, C, D) = A \cdot (B\bar{C} + D) = A\bar{B}\bar{C} + AD$ and *OFF* ($L = 0$), otherwise.
Formula ← by ← circuit ↓
 $A \cdot D + A \cdot B \cdot \bar{C}$
- Useful model for relay circuits and for CMOS gate circuits, the foundation of current digital logic technology

Logic Gate Symbols and Behavior


- Logic gates have special symbols: اشكال خاصة



(a) Graphic symbols

- And waveform behavior in time as follows:


* up: 1
* down: 0



(b) Timing diagram

Gate Delay (التأخير)

- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously (لحظياً).
- The delay between an input change(s) and the resulting output change is the **gate delay** denoted by t_G :




Example

- Draw the logic diagram and the truth table of the following Boolean function: $F(W, X, Y) = XY + W\bar{Y}$

Logic Diagram:

Truth Table:

W	X	Y	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1



عدد المتغيرات = 3
عدد الاحتمالات = 8

$\frac{2^n}{2} = \frac{2^3}{2} = \frac{8}{2} = 4$

نوزج القيم بالاول 4 ← اصفار
4 ← واحدات

3 ← صفر
2 ← واحد
وهكذا


- This example represents a **Single Output Function**

Example

- Draw the logic diagram and the truth table of the following Boolean functions: $F(W, X) = \bar{W}\bar{X} + W$ $G(W, X) = W + \bar{X}$
- Logic Diagram:
- Truth Table:

as a function, of (w, x)


W	X	F	G
0	0	1	1
0	1	0	0
1	0	1	1
1	1	1	1



- This example represents a Multiple Output Function

Example:

- Given the following logic diagram, write the corresponding Boolean equation:



- Logic circuits of this type are called combinational logic circuits (since the ^{answer} variables are combined by logical operations) ^{why?}

Basic Identities of Boolean Algebra

* The distributive law even though more than one variable
 * Ex: $AB \cdot (x+y+z) = AB \cdot x + AB \cdot y + AB \cdot z$

* $0 \cdot 0 = 0$
 $0 \cdot 1 = 0$
 $(A+B+C) \cdot 0 = 0$
 مع النطق غنه

* Complement = not = bar = \bar{x} (تفن المفعول)
 $\forall x, 1 = x, 0 \cdot 1 = 0, 1 \cdot 1 = 1$

1. $X + 0 = X$	2. $X \cdot 1 = X$	Existence of 0 and 1
3. $X + 1 = 1$	4. $X \cdot 0 = 0$ $\rightarrow 1 \cdot 0 = 0$ $\rightarrow 0 \cdot 0 = 0$	
5. $X + X = X$	6. $X \cdot X = X$	Idempotence
7. $X + \bar{X} = 1$	8. $X \cdot \bar{X} = 0$	Existence of complement
9. $\bar{\bar{X}} = X$		Involution
10. $X + Y = Y + X$	11. $XY = YX$	Commutative Laws
12. $(X + Y) + Z = X + (Y + Z)$	13. $(XY)Z = X(YZ)$	Associative Laws
14. $X \cdot (Y + Z) = XY + XZ$	15. $X + (YZ) = (X + Y) \cdot (X + Z)$	Distributive Laws
16. $\overline{X \cdot Y} = \bar{X} + \bar{Y}$	17. $\overline{X + Y} = \bar{X} \cdot \bar{Y}$	DeMorgan's Laws

هنا القانون يكون العملية تكون المتغيرات لتصبح

Even though more than two variables.
 * Ex: $\overline{x+y+z} = \bar{x} \cdot \bar{y} \cdot \bar{z}$

توزيع ما خارج القوس على القوس
 و عمل العملية نفسها بين المتغيرات

نورغ ال (not) ونعكس
 العملية (and \leftrightarrow or)

قانون الترتيب للمتغيرات (تبادلي العملية)

Some Properties of Identities & the Algebra

- If the meaning is unambiguous, we leave out the symbol "•".
 $\rightarrow * AB = A \cdot B = A \text{ AND } B$.
 ضالي من الشكوة.

- The identities above are organized into pairs

- The dual of an algebraic expression is obtained by interchanging (+) and (•) and interchanging 0's and 1's.
 * يعكس ال (0 و 1) والعلية (and و or) ولكن (x) تبقى كما هي.

- The identities appear in dual pairs. When there is only one identity on a line the identity is self-dual, i. e., the dual expression = the original expression.
 عبارات متضادتين
 الجواب للعبارتين
 المتضادتين نفسه

عبارة صحيحة: $X + 0 = X$
 عبارة صحيحة (عكس): $X \cdot 1 = X$

* Note: $X + (Y \cdot Z) = \overline{X} \cdot \overline{Y} \cdot \overline{Z}$
 نضع أقواس لكي نحافظ على الأولوية.
 $\overline{X} \cdot (\overline{Y} + \overline{Z})$

Boolean Operator Precedence

- The order of evaluation in a Boolean expression is: أولويات العمليات:
 1. Parentheses الأقواس
 2. NOT not بـلابة
 3. AND and بـوابة
 4. OR or بـوابة

- Consequence: Parentheses appear around OR expressions

* لكي يتم تنفيذه قبل and أو not حسب الحاجة. *

- Examples:

- $F = A(B + C)(C + \bar{D})$

- $F = \overline{AB} = \overline{A}B$

- $F = AB + C$

- $F = \overline{A(B + C)} = A \cdot B + A \cdot C$

Useful Boolean Theorems

التطبيقات:

Theorem	Dual	Name
1. $x.y + \bar{x}.y = y$	$(x + y)(\bar{x} + y) = y$	Minimization
2. $x + x.y = x$	$x.(x + y) = x$	Absorption
3. $x + \bar{x}.y = x + y$	$x.(\bar{x} + y) = x.y$	Simplification
4. $x.y + \bar{x}.z + y.z = x.y + \bar{x}.z$		Consensus
$(x + y)(\bar{x} + z)(y + z) = (x + y)(\bar{x} + z)$		

* $F(A,B) = \sim A.B \rightarrow$ not A ①
A and B ②

بني * $F(A,B) = \sim(A.B) \rightarrow$ A and B ①
not(A and B) ②

Example 1: Boolean Algebraic Proof

$A + A \cdot B = A$ (Absorption Theorem)

كأيضا (A.1) فنأخذ (A) عاملًا مشتركًا.

$A + A \cdot B$		dual:-
$= A \cdot 1 + A \cdot B$	$X = X \cdot 1$	$A \cdot (A + B) = A$
$= A \cdot (1 + B)$	Distributive Law	$A \cdot A + A \cdot B$
$= A \cdot 1$	$1 + X = 1$	$A + AB$
$= A$	$X \cdot 1 = X$	$A(1 + B)$
		$A \cdot 1 = A$

* even though: $X + X \cdot (ABCDE) = X$

- Our primary reason for doing proofs is to learn:
 - Careful and efficient use of the identities and theorems of Boolean algebra
 - How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

Example 2: Boolean Algebraic Proofs

even though more than one variables $X \cdot yz + \bar{X} \cdot w + wyz = xyz + \bar{X} \cdot w$.

$\underline{AB} + \underline{\bar{A}C} + BC = AB + \bar{A}C$ (Consensus Theorem) * $A + \bar{A} = 1$
 كإن (BC) غير موجودة أي لا تؤثر. داعاً.

$AB + \bar{A}C + BC$	كإن BC هي (BC.1)
$= AB + \bar{A}C + 1 \cdot BC$	$1 \cdot X = X$
$= AB + \bar{A}C + (A + \bar{A}) \cdot BC$	$X + \bar{X} = 1$
$= AB + \bar{A}C + ABC + \bar{A}BC$	Distributive Law: توزيع القوس
$= AB + ABC + \bar{A}C + \bar{A}BC$	Commutative Law: ترتيب الحدود
$= AB \cdot 1 + AB \cdot C + \bar{A}C \cdot 1 + \bar{A}C \cdot B$	$X \cdot 1 = X$ and Commutative Law
$= AB(1 + C) + \bar{A}C(1 + B)$	Distributive Law: إخراج عامل مشترك
$= AB \cdot 1 + \bar{A}C \cdot 1$	$1 + X = 1$
$= AB + \bar{A}C$	$X \cdot 1 = X$

- $A + \bar{A}.B = A + B$ (Simplification Theorem)

$A + \bar{A}.B$	توزيع على القوس
$= (A + \bar{A})(A + B)$	Distributive Law
$= 1.(A + B)$	$X + \bar{X} = 1$
$= A + B$	$X.1 = X$

- $A.(\bar{A} + B) = AB$ (Simplification Theorem)

$A.(\bar{A} + B)$	
$= (A.\bar{A}) + (A.B)$	Distributive Law
$= 0 + AB$	$X.\bar{X} = 0$
$= AB$	$X + 0 = X$

Proof of Minimization

البرهان

▪ $A \cdot B + \bar{A} \cdot B = B$

نظرية الاختزال (التقليل)
(Minimization Theorem)

$A \cdot B + \bar{A} \cdot B$	B عامل مشترك
$= B(A + \bar{A})$	Distributive Law
$= B \cdot 1$	$X + \bar{X} = 1$
$= B$	$X \cdot 1 = X$

* حقيقة: $A + \bar{A} = 1$

* حقيقة: $A \cdot \bar{A} = 0$

▪ $(A + B)(\bar{A} + B) = B$ (Minimization Theorem)

$(A + B)(\bar{A} + B)$	B عامل مشترك
$= B + (A \cdot \bar{A})$	Distributive Law
$= B + 0$	$X \cdot \bar{X} = 0$
$= B$	$X + 0 = X$

Proof of DeMorgan's Laws (1)

▪ $\overline{X + Y} = \bar{X} \cdot \bar{Y}$ (DeMorgan's Law)

- We will show that, $\bar{X} \cdot \bar{Y}$, satisfies the definition of the complement of $(X + Y)$, defined as $\overline{X + Y}$ by DeMorgan's Law.
- To show this, we need to show that $(A + A' = 1)$ and $(A \cdot A' = 0)$ with $A = X + Y$ and $A' = X' \cdot Y'$. This proves that $X' \cdot Y' = \overline{X + Y}$.

slide 32 * $\overline{X + Y} = \bar{X} \cdot \bar{Y}$

▪ Part 1: Show $X + Y + X' \cdot Y' = 1$

slide 31:

* $X + Y = \bar{X} \cdot \bar{Y}$

$A + \bar{A} = (X + Y) + \bar{X} \cdot \bar{Y}$

$= (X + Y + \bar{X}) \cdot (X + Y + \bar{Y})$

$= (1 + Y) \cdot (X + 1)$

$= 1 \cdot 1 = 1$

$(X + Y) + X' \cdot Y'$	
$= (X + Y + X')(X + Y + Y')$	Distributive Law
$= (1 + Y)(X + 1)$	$X + \bar{X} = 1$
$= 1 \cdot 1$	$X + 1 = 1$
$= 1$	$X \cdot 1 = X$

$A = X + Y$
 $\bar{A} = \bar{X} \cdot \bar{Y}$

$A \cdot \bar{A} = 0$
 $A + \bar{A} = 1$

* $\bar{X} \cdot \bar{Y} = \overline{X + Y}$

$A \cdot \bar{A} = (X + Y) \cdot \bar{X} \cdot \bar{Y}$

$= \bar{X} \cdot \bar{Y} \cdot (X + Y)$


$= X \cdot \bar{Y} \cdot \bar{X} + X \cdot Y \cdot \bar{Y}$

$= X \cdot \bar{Y} \cdot 0 + X \cdot Y \cdot 0$

$= 0 + 0 = 0$

Example 3: Boolean Algebraic Proofs

$$\overline{(X + Y)}Z + XY\bar{Y} = \bar{Y}(X + Z)$$



$\overline{(X + Y)}Z + XY\bar{Y}$	
$= X'Y'Z + X.Y'$	DeMorgan's law (not) توزيع
$= Y'(X'Z + X)$	Distributive law حاصل مشترك
$= Y'(X + X'Z)$	Commutative law ترتيب الحروف
$= Y'(X + Z)$	Simplification Theorem $A + \bar{A}.B = A + B$.



Boolean Function Evaluation

- $F_1 = xy\bar{z}$
- $F_2 = x + \bar{y}z$
- $F_3 = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}$
- $F_4 = x\bar{y} + \bar{x}z$

x	y	z	F ₁	F ₂	F ₃	F ₄
0	0	0	0	0	1	0
0	0	1	0	1	0	1
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	1	1	1
1	0	1	0	1	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0

* نبي مثل هذه الأسئلة ما نحدد متى يكون قيمة الناتج النهائي (1) أو (0) حسب العبارة وحالة المسألة أفضل من حل جميع العبارات لجميع القيم وذلك للسرعة و لتسهيل الحل.

Expression Simplification

- An application of Boolean algebra
- Simplify to contain the smallest number of literals (complemented and uncomplemented variables). *تحتوي أصغر عدد المتغيرات من التعبير لأقل عدد ممكن.* *have (not) gate.*
- Example: Simplify the following Boolean expression
 - $AB + A'CD + A'BD + A'CD' + ABCD$

$$AB + A'CD + A'BD + A'CD' + ABCD$$

$$= AB + ABCD + A'CD + A'CD' + A'BD$$

Commutative law

$$= AB(1 + CD) + A'C(D + D') + A'BD$$

Distributive law

$$= AB \cdot 1 + A'C \cdot 1 + A'BD$$

$1 + X = 1$ and $X + X' = 1$

$$= AB + A'C + A'BD$$

$X \cdot 1 = X$

$$= AB + A'BD + A'C$$

Commutative law

$$= B(A + A'D) + A'C$$

Distributive law

$$= B(A + D) + A'C \rightarrow 5 \text{ Literals}$$

Simplification Theorem

Complementing Functions ^{(not) نفي} نفي الجبر

- Use DeMorgan's Theorem to complement a function:
 1. Interchange AND and OR operators
 2. Complement each constant value and literal

- Example: Complement $F = x'yz' + xy'z'$

$$F' = (x + y' + z)(x' + y + z)$$

- Example: Complement $G = (a' + bc)d' + e$

$$G' = (a(b' + c') + d).e'$$

Example

- Show that $F = x'y' + xy' + x'y + xy = 1$

- Solution1: Truth Table

x	y	F
0	0	1
0	1	1
1	0	1
1	1	1

* Note: عند وجود جميع احتمالات التعبير خلال الاقتران هذا يعني بأن الجواب دائماً (1).
الاحتمالات جميعها هي: $\left\{ \begin{matrix} x'y \\ x'y' \\ x'y \\ x'y \end{matrix} \right\}$

- Solution2: Boolean Algebra

$x'y' + xy' + x'y + xy$	
$= y'(x' + x) + y(x' + x)$	Distributive law
$= y'.1 + y.1$	$X + X' = 1$
$= y' + y$	$X.1 = X$
$= 1$	$X + X' = 1$

Examples

- Show that $ABC + A'C' + AC' = AB + C'$ using Boolean algebra.

$ABC + A'C' + AC'$	
$= ABC + C'(A' + A)$	<i>Distributive law</i>
$= ABC + C'.1$	$X + X' = 1$
$= ABC + C'$	$X.1 = X$
$= (AB + C')(C + C')$	<i>Distributive law</i>
$= (AB + C').1$	$X + X' = 1$
$= AB + C'$	$X.1 = X$

- Find the dual and the complement of $f = wx + y'z. 0 + w'z$

• $Dual(f) = (w+x)(y'+z+1)(w'+z)$ * Note: هذا السؤال لكي تميز

• $f' = (w'+x')(y+z'+1)(w+z')$ بين complement وال dual لاكي

function
Chapter 2 - Part 1

Minterms

- **Minterms** are AND terms with **every variable** present in either true or complemented form.
(X) كجانب (X̄) منعينة كسوي على كل المتغيرات مرتبة بالترتيب الأبجدي.
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., \bar{x}), there are 2^n minterms for n variables.
- Example: Two variables (X and Y) produce $2^2 = 4$ combinations. عدد الاحتمالات.
 - ① XY (both normal)
 - ② $X\bar{Y}$ (X normal, Y complemented)
 - ③ $\bar{X}Y$ (X complemented, Y normal)
 - ④ $\bar{X}\bar{Y}$ (both complemented)
- Thus there are **four minterms** of two variables

Maxterms and Minterms

- Examples: Three variable (X, Y, Z) minterms and maxterms

Index	Minterm (m)	Maxterm (M)
0	$\bar{X}\bar{Y}\bar{Z}$	$X + Y + Z$
1	$\bar{X}\bar{Y}Z$	$X + Y + \bar{Z}$
2	$\bar{X}Y\bar{Z}$	$X + \bar{Y} + Z$
3	$\bar{X}YZ$	$X + \bar{Y} + \bar{Z}$
4	$X\bar{Y}\bar{Z}$	$\bar{X} + Y + Z$
5	$X\bar{Y}Z$	$\bar{X} + Y + \bar{Z}$
6	$XY\bar{Z}$	$\bar{X} + \bar{Y} + Z$
7	XYZ	$\bar{X} + \bar{Y} + \bar{Z}$

* minterm $\bar{X}\bar{Y}\bar{Z}$
 * maxterm $X+Y+Z$
 minterm 0 : $\bar{X}\bar{Y}\bar{Z}$
 maxterm 0 : $X+Y+Z$
 minterm 1 : $\bar{X}\bar{Y}Z$
 وهكذا

* نلاحظ : في المinterm نبدأ بنفي جميع المتغيرات أو أن كل الvariables يكونوا complement . بينما في الmaxterm نبدأ من المتغيرات كما هي في حالة ال true .

- The index above is important for describing which variables in the terms are true and which are complemented

Standard Order

- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the same order (usually alphabetically) ترتیب الحرفی
- **Example: For variables a, b, c:**
 - **Maxterms:** $(a + b + \bar{c})$, $(a + b + c)$
 - **Terms:** $(b + a + c)$, $a\bar{c}b$, and $(c + b + a)$ are NOT in standard order.
 - **Minterms:** $a\bar{b}c$, abc , $\bar{a}bc$
 - **Terms:** $(a + c)$, $\bar{b}c$, and $(\bar{a} + b)$ do not contain all variables

* المinterm : هو تبير يتوي جميع ال Variables (متغيرات) في السؤال ويكون فيه جميع المتغيرات بالترتيب الأبجدي.

Index Example: Three Variables

* for minterm: 0 → complemented.
1 → true.

* for maxterm: 0 → true.
1 → complemented.

Index (Decimal)	Index (Binary) n = 3 Variables	Minterm (m)	Maxterm (M)
0	000	$m_0 = \bar{X}\bar{Y}\bar{Z}$	$M_0 = X + Y + Z$
1	001	$m_1 = \bar{X}\bar{Y}Z$	$M_1 = X + Y + \bar{Z}$
2	010	$m_2 = \bar{X}Y\bar{Z}$	$M_2 = X + \bar{Y} + Z$
3	011	$m_3 = \bar{X}YZ$	$M_3 = X + \bar{Y} + \bar{Z}$
4	100	$m_4 = X\bar{Y}\bar{Z}$	$M_4 = \bar{X} + Y + Z$
5	101	$m_5 = X\bar{Y}Z$	$M_5 = \bar{X} + Y + \bar{Z}$
6	110	$m_6 = XY\bar{Z}$	$M_6 = \bar{X} + \bar{Y} + Z$
7	111	$m_7 = XYZ$	$M_7 = \bar{X} + \bar{Y} + \bar{Z}$

* الفرق فقط أنه تم زيادة عدد المتغيرات .

i (Decimal)	i (Binary) n = 4 Variables	m_i	M_i
0	0000	$\bar{a}\bar{b}\bar{c}\bar{d}$	$a + b + c + d$
1	0001	$\bar{a}\bar{b}\bar{c}d$	$a + b + c + \bar{d}$
3	0011	$\bar{a}\bar{b}cd$	$a + b + \bar{c} + \bar{d}$
5	0101	$\bar{a}b\bar{c}d$	$a + \bar{b} + c + \bar{d}$
7	0111	$\bar{a}bcd$	$a + \bar{b} + \bar{c} + \bar{d}$
10	1010	$a\bar{b}\bar{c}\bar{d}$	$\bar{a} + b + \bar{c} + d$
13	1101	$ab\bar{c}d$	$\bar{a} + \bar{b} + c + \bar{d}$
15	1111	$abcd$	$\bar{a} + \bar{b} + \bar{c} + \bar{d}$

Minterm and Maxterm Relationship

- Review: DeMorgan's Theorem
 - $\overline{x \cdot y} = \bar{x} + \bar{y}$ and $\overline{x + y} = \bar{x} \cdot \bar{y}$
- Two-variable example:
 - $M_2 = \bar{x} + y$ and $m_2 = x \cdot \bar{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{\bar{x} + y} = \bar{\bar{x}} \cdot \bar{y} = x \cdot \bar{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{x \cdot \bar{y}} = \bar{x} + \bar{\bar{y}} = \bar{x} + y$
 - Thus, M_2 is the complement of m_2 and vice-versa
- Since DeMorgan's Theorem holds for n variables, the above holds for terms of n variables:

$$M_i = \overline{m_i} \text{ and } m_i = \overline{M_i} \quad * \text{ عكس بعضهما البعض}$$

- Thus, M_i is the complement of m_i and vice-versa

Function Tables for Both

- Minterms of 2 variables:

* كل صيغة يكون الرقم (1) موجود في عمود واحدة والباقين أصغر (0).

* نلاحظ بأن الرقم (1) قليل كثيرًا لذلك minterm.

xy	m ₀	m ₁	m ₂	m ₃
00	1	0	0	0
01	0	1	0	0
10	0	0	1	0
11	0	0	0	1

- Maxterms of 2 variables:

* كما قلنا سابقاً بأن $M_i = \overline{m_i}$ حيث أنهم عكس بعض.

* نلاحظ بأن الرقم (1) سائد كثيرًا لذلك maxterm.

xy	M ₀	M ₁	M ₂	M ₃
00	0	1	1	1
01	1	0	1	1
10	1	1	0	1
11	1	1	1	0

عكس بعض
تكملة

- Each column in the maxterm function table is the complement of the column in the minterm function table since M_i is the complement of m_i . $M_i = \overline{m_i}$ / $\overline{M_i} = m_i$

Observations

- In the function tables:
 - Each *minterm* has one and only one 1 present in the 2^n terms (a minimum of 1s). All other entries are 0.
 - Each *maxterm* has one and only one 0 present in the 2^n terms. All other entries are 1 (a maximum of 1s).
- We can implement any function by
 - "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function.
 - "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function.
- This gives us two canonical forms for stating any Boolean function:
 - *Sum of Minterms (SOM)* $\rightarrow f(x,y) = \bar{x}\bar{y} + xy$.
 - *Product of Maxterms (POM)*

Minterm Function Example

Example: Find $F_1 = m_1 + m_4 + m_7$

$F_1(x,y,z) = x'y'z + xy'z' + xyz$ → هـو الـذي يـكون (Some of minterm)
 جواب (1) بالـ minterm و جواب (0) بالـ maxterm (SOM)

xyz	Index	$m_1 + m_4 + m_7 = F_1$
000	0	$0 + 0 + 0 = 0$
001	1	$1 + 0 + 0 = 1$
010	2	$0 + 0 + 0 = 0$
011	3	$0 + 0 + 0 = 0$
100	4	$0 + 1 + 0 = 1$
101	5	$0 + 0 + 0 = 0$
110	6	$0 + 0 + 0 = 0$
111	7	$0 + 0 + 1 = 1$

Minterm Function Example

$$\blacksquare F(A, B, C, D, E) = m_{\underline{2}} + m_{\underline{9}} + m_{\underline{17}} + m_{\underline{23}}$$

أرقام الـ (maxterm) الذين قيمتهم = (صفر) وهم (٢، ٩، ١٧، ٢٣).

$$\blacksquare F(A, B, C, D, E) = A'B'C'DE' + A'BC'D'E + AB'C'D'E + AB'CDE$$

* علاقة - أرقام الـ (maxterms) نخبرنا عن الأماكن التي يكون فيها الـ (function) = صفر، (0).

وكذلك أرقام الـ (minterms) نخبرنا عن الأماكن التي يكون فيها الـ (function) = واحد، (1).

Maxterm Function Example

- Example: Implement F1 in maxterms:

- $F_1 = M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6$ (0, 2, 3, 5, 6) هي أماكن الأصفار: *بالترتيب*

- $F_1 = (x + y + z) \cdot (x + y' + z) \cdot (x + y' + z') \cdot (x' + y + z') \cdot (x' + y' + z)$ *maxterms لأنه truth table*

xyz	Index	$M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6 = F_1$
000	<u>0</u>	0 . 1 . 1 . 1 . 1 = <u>0</u>
001	1	1 . 1 . 1 . 1 . 1 = 1
010	<u>2</u>	1 . 0 . 1 . 1 . 1 = <u>0</u>
011	<u>3</u>	1 . 1 . 0 . 1 . 1 = <u>0</u>
100	4	1 . 1 . 1 . 1 . 1 = 1
101	<u>5</u>	1 . 1 . 1 . 0 . 1 = <u>0</u>
110	<u>6</u>	1 . 1 . 1 . 1 . 0 = <u>0</u>
111	7	1 . 1 . 1 . 1 . 1 = 1

Canonical Sum of Minterms

Any Boolean function can be expressed as a Sum of Minterms (SOM):

- For the function table, the minterms used are the terms corresponding to the 1's
- For expressions, expand all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term $(v + \bar{v})$

Example: Implement $f(x,y) = x + \bar{x}\bar{y}$ as a SOM? *not (SOM) but (SOP): (sum of products)*

1. Expand terms $\rightarrow f(x,y) = x \cdot (y + \bar{y}) + \bar{x}\bar{y}$

2. Distributive law $\rightarrow f = xy + x\bar{y} + \bar{x}\bar{y}$

3. Express as SOM $\rightarrow f = m_3 + m_2 + m_0 = m_0 + m_2 + m_3$

ترتيبهم (صاعد) ليس شرط!

Shorthand SOM Form

- From the previous example, we started with:

- $F = A + \bar{B}C$

- We ended up with:

- $F = m_1 + m_4 + m_5 + m_6 + m_7$

- This can be denoted in the *formal shorthand*:

- $F(A, B, C) = \sum_m(1,4,5,6,7)$

(sum)

- Note that we explicitly show the standard variables in order and drop the “m” designators.

Canonical Product of Maxterms

- Any Boolean Function can be expressed as a Product of Maxterms (POM):

- For the function table, the maxterms used are the terms corresponding to the 0's

$x \cdot (v + \bar{v}) = x$
 $x + (v \cdot \bar{v}) = x$

- For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second distributive law, "ORing" terms missing variable v with $(v \cdot \bar{v})$ and then applying the distributive law again

- Example: Convert $f(x, y, z) = x + \bar{x}\bar{y}$ to POM?

- Distributive law $\rightarrow f = (x + \bar{x}) \cdot (x + \bar{y}) = x + \bar{y}$
- ORing with missing variable (z) $\rightarrow f = x + \bar{y} + z \cdot \bar{z}$
- Distributive law $\rightarrow f = (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z})$
- Express as POS $\rightarrow f = M_2 \cdot M_3$

Another POM Example

- Convert $f(A, B, C) = AC' + BC + A'B'$ to POM?
- Use $x + yz = (x + y) \cdot (x + z)$, assuming $x = AC' + BC$ and $y = A'$ and $z = B'$
 - $f(A, B, C) = (AC' + BC + A') \cdot (AC' + BC + B')$
- Use Simplification theorem to get:
 - $f(A, B, C) = (BC + A' + C') \cdot (AC' + B' + C)$
- Use Simplification theorem again to get:
 - $f(A, B, C) = (A' + B + C') \cdot (A + B' + C) = M_5 \cdot M_2$
 - $f(A, B, C) = M_2 \cdot M_5 = \prod_M(2,5) \Rightarrow$ **Shorthand POM form**

(multiply) (use) $\bar{0}$ $\bar{1}$ $\bar{2}$ $\bar{3}$ $\bar{4}$ $\bar{5}$ $\bar{6}$ $\bar{7}$ $\bar{8}$ $\bar{9}$

Function Complements

- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Example: Given $F(x, y, z) = \sum_m(1,3,5,7)$, find complement \bar{F} as SOM and POM?
 - $\bar{F}(x, y, z) = \sum_m(0,2,4,6)$ (SOM)
 - $\bar{F}(x, y, z) = \prod_M(1,3,5,7)$ (POM)

$$F(x, y, z) = m_1 + m_3 + m_5 + m_7.$$

$$F(x, y, z) = \sum_m(1,3,5,7) = \prod_M(0,2,4,6).$$

$$\bar{F}(x, y, z) = \sum_m(0,2,4,6) = \prod_M(1,3,5,7).$$

Conversion Between Forms

- To convert between sum-of-minterms and product-of-maxterms form (or vice-versa) we follow these steps:

- Find the function complement by swapping terms in the list with terms not in the list.

← وضع الأرقام لل minterms في الخ (تبديل)
- Change from products to sums, or vice versa.

المكملات على الموجودين بال (minterm) نفسه

Example: Given F as before: $F(x, y, z) = \sum_m(1,3,5,7)$

- Form the Complement:

$$\bar{F}(x, y, z) = \sum_m(0,2,4,6)$$

3 variables, means: $2^3 = 8$, means from (0-7) هي رتبة ال (minterms)

- Then use the other form with the same indices - this forms the complement again, giving the other form of the original function:

$$F(x, y, z) = \prod_M(0,2,4,6)$$

$$\bar{F}(x, y, z) = \sum_m(1,3,5,7)$$

* لكي نحول من (minterm) إلى (maxterm)

ال function معين: مثلاً لوينا function بدلالة ال (minterm)

ونريد تحويله لـ (maxterm) نقوم بإيجاد ال complement ال function ونبدل ال minterm بل ال maxterm

بدلالة ال minterm

* مع مراعاة عدد ال (Variables). لأن عددها (maxterm/minterm) هو 2^n . حيث n: عدد المتغيرات.

Important Properties of Minterms

- Maxterms are seldom used directly to express Boolean functions.
 * Minterms are used more than Maxterms.
 نادرًا (function) (maxterm) لذلك (function) (كثيرًا)

- Minterms properties:
 - For n Boolean variables, there are 2^n minterms (0 to $2^n - 1$)
 - Any Boolean function can be represented as a logical sum of minterms (SOM)
 - The complement of a function contains those minterms not included in the original function.
 * النقي للاقتران يحتوي على الحدود الغير موجودة بالاقتران نفسه (مكملة لها).
 - A function that include all the 2^n minterms is equal to 1

→ $f(x,y) = \sum m(0,1,2,3) \Rightarrow$ The function contains all (2^n) then it equals to (1).
 * عندما تحتوي ال (minterms) على جميع عناصر ال (function) يكون

كـ يوجد (maxterms) ويكون جواب ال function = (1)
 و ال (complement) ال (function) هو (0) دائماً .

Standard Forms

- Standard Sum-of-Products (SOP) form:** equations are written as an OR of AND terms. $F(x,y) = (x \cdot y) + (\bar{x} \cdot y) + (x \cdot \bar{y}) + (\bar{x} \cdot \bar{y})$.
- Standard Product-of-Sums (POS) form:** equations are written as an AND of OR terms. $F(x,y) = (x+y) \cdot (\bar{x}+y) \cdot (x+\bar{y}) \cdot (\bar{x}+\bar{y})$.


Examples:

- SOP: $ABC + \bar{A}\bar{B}C + B$ → not (SOP)
- POS: $(A + B) \cdot (A + \bar{B} + \bar{C}) \cdot C$ → not (POS)

These "mixed" forms are neither SOP nor POS

- $(AB + C)(A + C)$
- $ABC + AC(A + B)$


* صواب لا بالتوزيع يصبح (SOP) أو (POS) ولكن كمشكلة هكذا يعتبر صواب.



Standard Sum-of-Products (SOP)

- A sum of minterms form for n variables can be written down directly from a truth table
- Implementation of this form is a two-level network of gates such that:
 - The first level consists of n -input AND gates, and
 - The second level is a single OR gate (with fewer than 2^n inputs)
- This form often can be simplified so that the corresponding circuit is simpler

* التمثيل لـ (SOP) شكل د (design)



* number of minterms in the function.

* (and gates) terms

* Variables = n = (inputs)

Standard Sum-of-Products (SOP)

▪ A Simplification Example: $F(A, B, C) = \sum m(1,4,5,6,7)$

▪ Writing the minterm expression:

$F(A, B, C) = A'B'C + AB'C' + AB'C + ABC' + ABC$

 (minterm) ال (function) بولابة ال (minterm)

 (- - m0 + m1 + m3 - -) لكي سيقول


 علينا تعبئة (truth table) وليكي

 سيقول التبسيط (simplify).

▪ Simplifying using boolean Algebra:

$A'B'C + AB'C' + AB'C + ABC' + ABC$	$m_1 + m_4 + m_5 + m_6 + m_7$
$= A'B'C + AB'(C' + C) + AB(C' + C)$	Distributive law (use the laws & theorems)
$= A'B'C + AB' + AB$	$X + X' = 1$
$= A'B'C + A(B' + B)$	Distributive law
$= A'B'C + A \cdot 1$	Simplification Theorem
$= A + B'C$	(slide) ال التبسيط بالرمز

* (pos/pom) ال (design) ال



* number of Maxterms in the function.

* (SOP) ال (SOP) ال تبسيط عدد ال (inputs)

▪ Simplified F contains 3 literals compared to 15 in minterm F


Variable عدد ال (n) هو (OR gate) ال inputs ال

 (number of maxterms) هو (and gate) ال inputs ال


 (pos) ال

AND/OR Two-level Implementation of SOP Expression

- The two implementations for F are shown below – it is quite apparent which is simpler!



two levels (and gate) then (OR gate)



two levels

(and gate) then (OR gate)

ولكن هذه بسيطة أكبر
وعدد البوابات أقل لتقليل


(cost) ↓

~~سريع~~ ~~سريع~~ ~~سريع~~
~~سريع~~ ~~سريع~~ ~~سريع~~
~~سريع~~ ~~سريع~~ ~~سريع~~

Two-level Implementation


- Draw the logic diagram of the following boolean function:

- $f = AB + C(D + E)$



- Represent the function using two-level implementation:

- $f = AB + CD + CE \rightarrow \text{SOP}$



شروط 8 - القليل باستخدام ال (gates) من مرحلتين.

SOP and POS Observations

- The previous examples show that:
 - Canonical Forms (Sum-of-minterms, Product-of-Maxterms), or other standard forms (SOP, POS) differ in complexity
 - Boolean algebra can be used to manipulate equations into simpler forms.
(اختصار)
 - Simpler equations lead to simpler two-level implementations

- Questions:

- How can we attain a “simplest” expression?
- Is there only one minimum cost circuit?
- The next part will deal with these issues.

* عند التحويل من :
 $SOP \Leftrightarrow SOM$
 $POS \Leftrightarrow POM$
تقلل التكاليف (cost).

Literal Cost (L)

- **Literal:** a variable or its complement أي متغير نفسه
- **Literal cost (L):** the number of literal appearances in a Boolean expression corresponding to the logic circuit diagram

Examples:

- $F = BD + AB'C + AC'D'$

- $L = 8$ (Minimum cost \rightarrow Best solution)

- $F = BD + AB'C + AB'D' + ABC'$

- $L = 11$

- $F = (A + B)(A + D)(B + C + D')(B' + C' + D)$

- $L = 10$

*L :- عدد الأمتلاك هو نفسه عدد Variables ال

Gate Input Cost (G)

Gate input cost (G): the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (G: inverters not counted, GN: inverters counted)

For SOP and POS equations, it can be found from the equation(s) by finding the sum of:

$$* G = L + \text{number of terms excluding single variable terms (باصتقاس)}$$

- All literal appearances (L)
- The number of terms excluding single literal terms, (G) and
- optionally, the number of distinct complemented single literals (GN).

Examples:

number of terms = 3

$$* GN = L + \text{number of terms} + \text{number of inverters}$$

$F = BD + AB'C + AC'D'$ $L = 11$

number of terms = 3

$G = 11, GN = 14$ (Minimum cost \rightarrow Best solution)

number of variables complemented (inverters) = 3. لا ننكر المتغير المتكرر (نحسب مرة واحدة فقط).

$F = BD + AB'C + AB'D' + ABC'$

$G = 15, GN = 18$

$F = (A+B)(A+D)(B+C+D')(B'+C'+D)$ * 4 terms.



$G = 14, GN = 17$

- * 10 number of variables
- * Complemented variables: 3

Cost Criteria (continued)

- Example 1: $GN = G + 2 = 9$
- $F = A + B \cdot C + \bar{B} \cdot \bar{C}$ $L = 5$
- $G = L + 2 = 7$

*Example:-
ABC + \bar{C}




- L (literal count) counts the AND inputs and the single literal OR input.**
- G (gate input count) adds the remaining OR gate inputs**
- GN (gate input count with NOTs) adds the inverter inputs**

(Complemental) Variables (GN) لا تهم نفس عدد الـ (term) و مجموع (L) لعدد (GN) وهي (7+2 = GN)

Cost Criteria (continued)

- Example 2:
- $F = (A, B, C, D) = (ABC + D') \cdot C'$
 - $L = 5$
 - $G = 5 + 2 = 7 \rightarrow$ because distributive law: $AB\bar{C}C + \bar{D}\bar{C}$.
term 1 term 2
 - $GN = 7 + 2 = 9$

- * L = variables = inputs
- * GN = G + number of variables inverted.
- * G = L + number of terms that contains more than one variable.



Cost Criteria (continued)

▪ **Example 3:**

▪ $F = A B C + \bar{A}\bar{B}\bar{C}$

▪ $L = 6, G = 8, GN = 11$


▪ $F = (A + \bar{C})(\bar{B} + C)(\bar{A} + B)$

▪ $L = 6, G = 9, GN = 12$

▪ Same function and same literal cost. *same variables number.*

▪ **But first circuit has better gate input count and better gate input count with NOTs**

▪ **Select it!**



Karnaugh Maps (K-map)

- A K-map is a collection of squares 2^n = عدد المربعات = صيغة عدد المتغيرات
 - Graphical representation of the truth table
 - Each square represents a minterm, or a maxterm, or a row in the truth table
 - For n-variable, there are 2^n squares
 - The collection of squares is a graphical representation of a Boolean function \ast يتم تجميع ال (ones) أو (zeros) لكلمات ال function دلالة \ast المرشحات المتجاورة (متلاصة)
 - Adjacent squares differ in the value of one variable (one variable) \ast بين كل مربعين متجاورين يختلف ال (code) \ast قطع \ast مكننا \ast يشبه ال (gray code)
 - Alternative algebraic expressions for the same function are derived by recognizing patterns of squares

Two Variable Maps

▪ A 2-variable Karnaugh Map:

- Note that minterm m_0 and minterm m_1 are "adjacent" and differ in the value of the variable y.

	y = 0	y = 1
x = 0	$m_0 = \bar{x}\bar{y}$	$m_1 = \bar{x}y$
x = 1	$m_2 = x\bar{y}$	$m_3 = xy$

* كل مربعين متجاورين يختلفون في (Variable) واحد.

- Similarly, minterm m_0 and minterm m_2 differ in the x variable.
- Also, m_1 and m_3 differ in the x variable as well.
- Finally, m_2 and m_3 differ in the value of the variable y.

K-Map and Truth Tables $\rightarrow 2^n =$ عدد الصفوف والعمودات

- The K-Map is just a different form of the truth table implementation of a function.
- Example: Two variable function
 - We choose a, b, c and d from the set {0,1} to implement a particular function, $F(x, y)$

Input Values (x, y)	F(x, y)
0 0	a
0 1	b
1 0	c
1 1	d

x \ y	y = 0	y = 1
x = 0	a	b
x = 1	c	d

Truth Table

Same implementation for the function. K-Map

K-Map Function Representation

- Example: $F(x, y) = x$

$2^2 = 4$ squares and 4 cells

$F(x, y) = x$	$y = 0$	$y = 1$
$x = 0$	0	0
$x = 1$	1	1

- For function $F(x, y)$, the two adjacent cells containing 1's can be combined using the Minimization Theorem:

$x(\bar{y} + y) = \leftarrow F(x, y) = x\bar{y} + xy = x$

$x \cdot 1 = \boxed{x}$ جواب الـ function

Example 2: $f(x, y) = y$.

$\sum_m (1, 3) \rightarrow$ مرتبة الـ جواب الـ function (1)

$F(x, y) = y$

	$y = 0$	$y = 1$
$x = 0$	$x\bar{y} = m_0$	$\bar{x}y = m_1$
$x = 1$	$x\bar{y} = m_2$	$\bar{x}y = m_3$

Chapter 2 - Part 2 15

K-Map Function Representation

Example: $G(x, y) = x + y$

$f(x, y) = \sum_m (1, 2, 3) \rightarrow$

$\bar{x}y + x\bar{y} + xy \rightarrow$

$\bar{x}y + x(y + \bar{y}) \rightarrow$

$x + \bar{x}y = x + y$ (simplification theorem).

$G(x, y) = x + y$	$y = 0$	$y = 1$
$x = 0$	0	1
$x = 1$	1	1

المستقلة
بغير هو (y)

المستقلة بغير هو (x)

جميع ال (1)

For $G(x, y)$, two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

يكون هو جوان
ال function
بغير: جوان
هذا ال function
هو (x+y)

$G(x, y) = (x\bar{y} + xy) + (\bar{x}y + xy)$

$G(x, y) = x + y$

$\begin{matrix} m1 \\ 01 \\ 11 \end{matrix} \begin{matrix} 1 \\ 1 \\ 1 \end{matrix} : \bar{x}y + xy \rightarrow y(\bar{x} + x) = y \cdot 1 = y$

$\begin{matrix} 10 \\ m2 \\ m3 \end{matrix} \begin{matrix} 1 \\ 1 \\ 1 \end{matrix} : x\bar{y} + xy \rightarrow x(\bar{y} + y) = x \cdot 1 = x$

Three Variable Maps

- A three-variable K-map:

تم تبديل أماكنهم؛ لكي يتلف كل مربع عن المربع المجاور له ب (1 bit)

	yz = 00	yz = 01	yz = 11	yz = 10
x = 0	m ₀	m ₁	m ₃	m ₂
x = 1	m ₄	m ₅	m ₇	m ₆

- Where each minterm corresponds to the product terms:

* $F(x, y, z) = \prod (0, 1, 3, 4) \rightarrow$ zeros
 maxterms.

	yz = 00	yz = 01	yz = 11	yz = 10
x = 0	$\bar{x}\bar{y}\bar{z}$	$\bar{x}\bar{y}z$	$\bar{x}yz$	$\bar{x}y\bar{z}$
x = 1	$x\bar{y}\bar{z}$	$x\bar{y}z$	xyz	$xy\bar{z}$

* $f(x, y, z) = \sum (2, 5, 6, 7) \rightarrow$ ones
 minterms.

(m₃ و m₂) كذلك (m₇ و m₆)

- Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map

Alternative Map Labeling

- Map use largely involves:
 - Entering values into the map, and
 - Reading off product terms from the map
- Alternate labelings are useful:

* فنذكر الرموز
المشتركة في
خط.

	\bar{Y}	Y	
\bar{X}	0	1	3
X	4	5	6
	\bar{Z}	Z	\bar{Z}

تلقائياً : by default

	YZ	\bar{y} by default		Y	
		00	01	11	10
X	\bar{x}	0	1	3	2
	X	4	5	7	6

$\bar{x}\bar{y}\bar{z} = 000$
 $\bar{x}yz = 001$
 $x\bar{y}z = 011$
 $x\bar{y}\bar{z} = 010$

Z

Example Functions

- By convention, we represent the minterms of F by a "1" in the map and leave the minterms of \bar{F} blank (0) by default.

- Example:

- $F(x, y, z) = \sum m(2, 3, 4, 5)$
 $\bar{F} = \text{zeros} \rightarrow \text{MIM } (0) = 0, 1, 6, 7$.

		Y			
		0	1	3	2
X	4	0	0	1	1
	5	1	1	0	0
		Z			
		least significant.			

most significant =

(zeros by default)

		b			
		0	1	3	2
a	4	0	0	1	0
	5	1	0	1	1
		c			

- Learn the locations of the 8 indices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries.

$2^3 = 3 \text{ variables}$.

بال (K-map) function بل Variables ال ترتيب ال لكي تعرف ترتيبهم

Functions

(ones) ال (0,1)

Enter the function on the K-Map

- Function can be given in truth table, shorthand notation, SOP, ... etc

Example:

- $F(x, y) = \bar{x} + xy$
- $F(x, y) = \sum_m(0,1,3)$

x	y	F(x,y)
0	0	1
0	1	1
1	0	0
1	1	1

	0	1
x	1	1
	0	1

$2^2 = 4$ squares
the (k-map)
will be.

Combining squares for simplification

- Rectangles that include power of 2 squares $\{1, 2, 4, 8, \dots\}$
- Goal: Fewest rectangles that cover all 1's → as large as possible

Determine if any rectangle is not needed

(not essential)

Read-off the SOP terms

نكتب ما يطلع معنا (الباقي) بدلالة m_i وسكننا

منوعه 5
6
7
8 أقل من 4
4 أقل من 2
وسكننا

Chapter 2 - Part 2

Combining Squares

- By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria

*■ On a 2-variable K-Map: $F(x, y)$.

- One square represents a minterm with two variables
- Two adjacent squares represent a product term with one variable
- Four "adjacent" terms is the function of all ones (no variables) = 1. $2^2 = 4$

*■ On a 3-variable K-Map: $F(x, y, z)$

- One square represents a minterm with three variables
- Two adjacent squares represent a product term with two variables
- Four "adjacent" terms represent a product term with one variable
- Eight "adjacent" terms is the function of all ones (no variables) = 1. $2^3 = 8$

Example: Combining Squares

Example: $F(x, y, z) = \sum_m(2,3,6,7)$

$F(x, y, z) = \bar{x}y\bar{z} + \bar{x}yz + xy\bar{z} + xyz$

Using Distributive law

$F(x, y, z) = \bar{x}y + xy$

By Boolean Expressions using theorems.

	y			
	0	1	3	2
x	4	5	7	6
			1	1
			1	1
			z	

* when we have a function with (2 variables)

Using Distributive law again. $F(x, y, z) = y$ (1 variable)

by the k-map with combining the (ones together) (0 variables)

① عندما يكون لدينا (1) ولا نجمع مع (1) غيرها ← يكون تبسيطه بمتغيرين (2 variables)
 ② عندما يكون لدينا (1) مربعة مع (1) أخرى. ← يكون تبسيطه بمتغير واحد (1 variable)
 ③ عندما يكون لدينا (1) مربعة مع (2) اعدادات أخرى. ← يكون تبسيطه برقم ثابت (عدد) أي (0 variables)

Thus, the four adjacent terms that form a 2x2 square correspond to the term "y"

* عند تجميع ال (ones) معاً تبقي كل مرة عدد ال Variables. عددان واحد (1).


Three-Variable Maps

- Reduced literal product terms for SOP standard forms correspond to rectangles on K-maps containing cell counts that are powers of 2. * عدد ال (ones) الذي ليم تصيغهم. بحيث أن يكون 2^n كوكا للعدد (2)
- Rectangles of 2 cells represent 2 adjacent minterms (Squares)
- Rectangles of 4 cells represent 4 minterms that form a “pairwise adjacent” ring
- Rectangles can contain non-adjacent cells as illustrated by the “pairwise adjacent” ring above

Three-Variable Maps

- Example shapes of 2-cell rectangles:

* مكان الـ (x, y, z) ثابت دائماً
حسب الـ (most significant) و الـ (least significant)



- Read-off the product terms for the rectangles shown:

• $Rect(0,1) = \underline{\underline{\bar{X}\bar{Y}}}$ نأخذنا مباشرة فقط

• $Rect(0,2) = \underline{\underline{\bar{X}\bar{Z}}}$

• $Rect(3,7) = \underline{\underline{YZ}}$

Four Variable Terms

Four variable maps can have rectangles corresponding to:

197 *

- A single 1: 4 variables (i.e. Minterm) $F = (4)$ variables.
- Two 1's: 3 variables $F = (3)$ variables.
- Four 1's: 2 variables $F = (2)$ variables.
- Eight 1's: 1 variable $F = (1)$ variable.
- Sixteen 1's: zero variables (function of all ones) $F = 1$.

which means:

* كل صيغة تعبر مقدار
المتغيرين بقدر (1)
(متغير واحد)
 $F = (1)$ variable

$2^4 / 2^3 / 2^2 / 2^1 / 2^0$ power of (2) * دالة يتم تجميع ال (1)

 $\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow$


 16 8 4 2 1 عدد ال cells ال rectangles

Four-Variable Maps

- Example shapes of 4-cell rectangles:


$\text{rec}(5, 7, 13, 15) : XZ$
 $\text{rec}(0, 2, 8, 10) : \bar{X}\bar{Z}$
 $\text{rec}(2, 6, 10, 14) : Y\bar{Z}$
 $\text{rec}(12, 13, 14, 15) : WX$

$$F(W, X, Y, Z) = XZ + \bar{X}\bar{Z} + Y\bar{Z} + WX$$



Implication

▪ $F(W, X, Y, Z) = \sum_m(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$



الـ (prime implicant) -
هو أن يجمع أكبر عدد من الـ
(ones) معاً بأقصى مربع.

$$F(W, X, Y, Z) = XZ + \bar{X}\bar{Z} + \bar{W}X$$

Four-Variable Map Simplification

▪ $F(W, X, Y, Z) = \sum_m(3,4,5,7,9,13,14,15)$

* Essential Implicants:-


- * rec (9,13)
- * rec (3,7)
- * rec (4,5)
- * rec (14,15)

5 - prime implicants.

rec(5,7) → لا يكون prime implicant
 لأنه يوجد rec(5,7,13,15) وهي أكبر
 لذلك تعتبر prime implicant

* Non-Essential :-

rec(5,7,13,15) لأنه
 مكرر وال (ones) فيه متطابقين بأكثر
 من مربع آخر.



$$F(W, X, Y, Z) = \bar{W}YZ + \bar{W}X\bar{Y} + WXY + W\bar{Y}Z$$

Systematic Simplification

term.


* Implicant \equiv term.

Prime Implicant: is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2 * The maximum possible number of adjacent terms. (ones) $\text{المقدار لاجتماع الواحدات}$ *

- A prime implicant is called an **Essential Prime Implicant** if it is the only prime implicant that covers (includes) one or more minterms
- Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map
- A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

Example of Prime Implicants

- Find ALL Prime Implicants



اینه یعنی اکثر من (one) من مرگ
prime یعنی A-bar B
implicant


Prime Implicant Practice

- Find all prime implicants for:

$$F(A, B, C, D) = \sum_m (0, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$$

- Prime Implicants: [Essentials]

- A
- $\bar{B}C$
- $\bar{B}\bar{D}$



Another Example


- Find all prime implicants for:

$$G(A, B, C, D) = \sum_m (0, 2, 3, 4, 7, 12, 13, 14, 15)$$

- Hint: There are seven prime implicants! ثمة عدد كبير
بالمتجان فبجدولنا
نحسم عددهم بالسؤال.


- Prime Implicants:

- AB → The only one (Essential).
 - BCD ✓
 - $B\bar{C}\bar{D}$ ✓
 - $\bar{A}CD$ ✓
 - $\bar{A}\bar{C}\bar{D}$ ✓
 - $\bar{A}\bar{B}C$ ✓
 - $\bar{A}\bar{B}\bar{D}$ ✓
- * كل (one) موعطى
بأكثر من مرة لذلك
يكونوا (non-essential)




Selection Rule Example

- Simplify $F(A, B, C, D)$ given on the K-map



Prime Implicants

Selected Non-essential Prime Implicants




Essential and Selected Non-essential Prime Implicants

الأسفل أن يكون عدد الـ (ones) "أقل"

Computer Design Fundamentals, 4e
Education, Inc.



→ not prime implicant.



→ a prime implicant.

Product of Sums Example

- Find the optimum POS solution for: * أو إيجاد تابع الfunction بدلالة (POS) من (SOP) كالمادة

$$F(A, B, C, D) = \sum_m (1, 3, 9, 11, 12, 13, 14, 15)$$

* Solution: *

1. Find optimized SOP for \bar{F} by combining 0's in K-Map of F

2. Complement \bar{F} to obtain optimized POS for F

- $\bar{F}(A, B, C, D) = \bar{A}B + \bar{B}\bar{D}$ * مجموعة (zeros) التي لا تتكرر (one's) لا تتكرر

- Using Demorgan's Law:

$$F(A, B, C, D) = (A + \bar{B})(B + D)$$

		C			
		0	1	3	2
		0	1	1	0
		4	5	7	6
		0	0	0*	0
		B			
		12	13	15	14
		1	1	1	1
A		8	9	11	10
		0*	1	1	0*
		D			

Example

- Find the optimum POS and SOP solution for:

$$*F(A, B, C, D) = \prod (0, 2, 4, 5, 6, 7)$$

$$*F(A, B, C, D) = \sum_m (1, 3, 8, 9, 10, 11, 12, 13, 14, 15)$$

(M) maxterms (Zero's)
 minterms (one's)


- POS solution (Red):
 - Find optimized SOP for \bar{F} by combining 0's in K-Map of F
 - Complement \bar{F} to obtain optimized POS for F

$$\bar{F}(A, B, C, D) = \bar{A}B + \bar{A}\bar{D}$$

$$F(A, B, C, D) = (A + \bar{B})(A + D)$$

- SOP solution (Blue):
 - Combining 1's in K-Map of F

$$F(A, B, C, D) = A + \bar{B}D$$



Don't Cares in K-Maps

- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known:
 - the input values for the minterm will never occur, or
 - The output value for the minterm is not used
- In these cases, the output value is defined as a "don't care"
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- Example:** A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms cannot be replaced with 1's or 0's because that would require the function to be always 1 or 0 for the associated input combination**

* استخراجهم من ناخذهم كيفية
 (0,1) حسب الأمثل في ال
 (K-map) لكي يقلل التبريد

من المتغيرات وتقلل التكلفة

Example: BCD "5 or More"

- The map below gives a function $F(w, x, y, z)$ which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:

- If don't cares are treated as 1's (Red):


- $F_1(w, x, y, z) = w + xy + xz$

- $G = 7$ $L = 5$

- If don't cares are treated as 0's (Blue):

- $F_2(w, x, y, z) = \bar{w}xz + \bar{w}xy + w\bar{x}\bar{y}$

- $G = 12$ $L = 9$





* عند استخدام قيم الـ (0) كقيم في الـ (function) (صفر)

- For this particular function, cost G for the POS solution for $F(w, x, y, z)$ is not changed by using the don't cares

- Choose the one less inverters (i.e. less GN)

Selection Rule Example with Don't Cares

- Simplify $F(A, B, C, D)$ given on the K-map.



\checkmark Minterms covered by essential prime implicants

$*F(A, B, C, D) = \bar{A}B + \bar{B}C + A\bar{B}D$
 $G = 10, \quad G_N = 13$

$*F(A, B, C, D) = \bar{A}B + \bar{B}C + A\bar{B}D$ Chapter 2 - Part 2 45
 $G = 10, \quad G_N = 12 \rightarrow$ (invertors)

PRODUCT OF SUMS WITH DON'T CARE

Example

- Find the optimum **POS** solution for:

$$F(A, B, C, D) = \sum_m (3, 9, 11, 12, 13, 14, 15) + \sum_d (1, 4, 6) \rightarrow \text{don't cares (x)}$$

	C			
	0	1	3	4
	0	X	1	0
	B			
	5	6	7	8
	X	0	0	X
	A			
	12	13	15	14
	1	1	1	1
	D			
	9	11	10	
	0	1	1	0

	C			
	0	1	3	4
	0	X	1	0
	B			
	5	6	7	8
	X	0	0	X
	A			
	12	13	15	14
	1	1	1	1
	D			
	9	11	10	
	0	1	1	0

~~$F_{SOP} = AB + \bar{B}D$~~ * $F_{SOP} = AB + \bar{B}D$ → \sum (ones)


$$\bar{F}(A, B, C, D) = \bar{A}B + \bar{B}\bar{D}$$

$$F(A, B, C, D) = (A + \bar{B})(B + D)$$

Five Variable or More K-Maps

- For five variable problems, we use *two adjacent K-maps*. It becomes harder to visualize adjacent minterms for selecting PIs. You can extend the problem to six variables by using four K-Maps.

$2^5 = 32 =$
 two K-maps
 4 variables in
 each $\rightarrow 16$
 16



Other Gate Types

▪ Why?

- Implementation feasibility and low cost
- Power in implementing Boolean functions
- Convenient conceptual representation


▪ Gate classifications:

- Primitive gate: a gate that can be described using a single primitive operation type (AND or OR) plus an optional inversion(s). (NOT) (and & not \cong OR & not). (AND, OR, buffer)
- Complex gate: a gate that requires more than one primitive operation type for its description. (XOR, XNOR) (and & or)

Buffer

▪ A **buffer** is a gate with the function $F = X$: نفس الناتج

كأنه سلك لا يتغير في
قيمة الـ (inputs)
دعاه :
inputs = outputs.



X	F
0	0
1	1

▪ In terms of Boolean function, a buffer is the same as a connection! سلك (wire) ماضى لا يتغير


▪ **So why use it?** قيمة الـ (inputs)

- A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation (signal صوتي)
- Protection and isolation between circuits

NAND Gate

← * قيم تنفيذ دار (and) اوتوا م (nand)

- The **NAND** gate has the following symbol and truth table:



- NAND** represents **NOT-AND**, i.e., the AND function with a NOT applied. The symbol shown is an **AND-Invert**. The small circle ("bubble") represents the invert function



NAND Gates (continued)

- Universal gate:** a gate type that can implement any Boolean function. **The NAND gate is a universal gate:**

تنفيذ / تنفيذ


* نستطيع أن نبني أي بوابة منطقية من (NAND) لو دمجها فقط

$$F = (\overline{X \cdot Y}) \cdot (\overline{X \cdot Y})$$


Demorgan's law:

$$(\overline{X \cdot Y}) + (\overline{X \cdot Y}) =$$


$$(X \cdot Y) + (\overline{X \cdot Y}) = (X \cdot Y)$$



* AND using NAND



* Inverter using NAND





* OR using NAND

~~Handwritten scribbles and notes, including a crossed-out circuit diagram and the text 'Demorgan's law'.~~

NOR Gates (continued)

- Applying DeMorgan's Law gives **Invert-AND** (NOR)

* عندما نغير مكان ال inverter من ال input الى ال output نعيد نوع ال gate.



$$F = \overline{x+y+z} \Rightarrow \bar{x} \cdot \bar{y} \cdot \bar{z}$$

$$F = \bar{X} \cdot \bar{Y} \cdot \bar{Z}$$


- This NOR symbol is called **Invert-AND**, since inputs are inverted and then ANDed together

- OR-Invert** and **Invert-AND** both represent the NOR gate. Having both makes visualization of circuit function easier


لصغر

NOR Gates (continued)


- The NOR gate is a universal gate:



Inverter using NOR




OR using NOR



AND using NOR
(NAND) یا (OR) قیاس

Hi-Impedance Outputs (buffer) موتيرة ل (buffer) الی ص (primitive) gate

- Logic gates introduced thus far
 - have 1 and 0 output values, Values متین
 - cannot have their outputs connected together, and the circuit is damage ←
 - transmit signals on connections in only one direction



- Three-state logic adds a third logic value, **Hi-Impedance (Hi-Z)**, giving three states 0, 1, and Hi-Z on the outputs. not(0) and not(1) then is a third new value.

binary gates:
 { AND }
 { OR }
 NOT

- Hi-Z can be also denoted as Z or z**

(1, 0, Z) outputs لا لا یسر (موتیرین) فقط

- The presence of a Hi-Z state makes a gate output as described above behave quite differently:

- "1 and 0" become "1, 0, and Hi-Z"
- "cannot" becomes "can," and
- "only one" becomes "two"

*Two-state buffers-
 $IN \rightarrow F = IN$

*Tri-state buffers (3 state buffer)
 $IN \rightarrow F = IN$ (with EN control)
 Chapter 2 - Part 3 12
 (EN = Switch)

EN	IN	F
0	0	Z
0	1	Z
1	0	0
1	1	1


Hi-Impedance Outputs (continued)

■ What is a Hi-Z value?

- The Hi-Z value behaves as an open circuit
- This means that, looking back into the circuit, the output appears to be disconnected
- It is as if a switch between the internal circuitry and the output has been opened

■ Hi-Z may appear on the output of any gate, but we restrict gates to 3-state buffer

تعتبر




لا يعمل
نظير
hi-z

لـ
يعمل ويخرج قيمه لـ
inputs

Tri-State Buffer (3-State Buffer)

- For the symbol and truth table, IN (input) is the data input, and EN is the control input (Enable)

Symbol



- For $EN = 0$ regardless of the value on IN (denoted by X), the output value is Hi-Z

Truth Table

EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

Handwritten notes on the truth table:
 - For $EN=0$, $IN=X$ (don't care) results in $OUT=Hi-Z$.
 - For $EN=1$, $IN=0$ results in $OUT=0$ (Same).
 - For $EN=1$, $IN=1$ results in $OUT=1$.
 - IN is labeled as 'input' and 'تابع (input) function'.
 - EN is labeled as 'control input' and 'مدخل التحكم'.
 - OUT is labeled as 'output' and 'مخرج'.




- For $EN = 1$, the output value follows the input value

عندما يكون الـ EN (1) فإن الـ $output$ تكون مساوية للـ $input$ أي أنها تعمل كـ $buffer$.

Tri-State Buffer Variations



- By adding "bubbles" to signals:
 - Data input, IN, can be inverted (by bubbles)
 - Control input, EN, can be inverted (by bubble).



EN	IN	OUT
0	X	Hi-Z
1	0	1
1	1	0

دائماً
نفتق
النظر عن
البيانات


EN	IN	OUT
0	0	0
0	1	1
1	X	Hi-Z

EN	IN	OUT
0	0	1
0	1	0
1	X	Hi-Z

Resolving 3-State Values on a Connection

- Connection of two tri-state buffer outputs, B_1 and B_0 , to a wire, OL (Output Line) \rightarrow Multiplexed Output

EN_1	EN_0	IN_1	IN_0	B_1	B_0	OL
0	0	X	X	Hi-Z	Hi-Z	Hi-Z
0	1	X	0	Hi-Z	0	0
0	1	X	1	Hi-Z	1	1
1	0	0	X	0	Hi-Z	0
1	0	1	X	1	Hi-Z	1




* يجوز أن يكون التنتين (hi-z) أو قيمة من التنتين - يعني التنتين - ستالين - فخصتين وبعلاقة مع مشكلة لزا القيم متشابهة بينا لمرتبة ثلاثة (Five)

Resolving 3-State Values on a Connection

- **Resulting Rule:** At least one buffer output value must be Hi-Z, Why? ** At least one tri-state buffer must be inactive (hi-z)*

- Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit



- **How many valid buffer output combinations exist?**

- 5 valid output combination

the maximum number of outputs. use (0,1) or (1,0) is not allowed. (#) of legal outputs = 5. use (0,1) or (1,0) is not allowed. (n=2) use EN → 2n+1

What is the rule for "n" tri-state buffers connected to wire, OL?

- * At least "n-1" buffer outputs must be Hi-Z ** Ex: n=2 → n=4*
 - (1) must be hi-z (3) must be hi-z
- **How many valid buffer output combinations exist?**
 - (1) at most buffer must be active (1)
- Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z. Also all buffers can be Hi-Z. So there are $2n + 1$ valid combinations.


** at most 1 tri-state buffer must be active. slide*

Tri-State Logic Circuit

بشكل يسهل نقل مسافة
الرسالة.

- **Data Selection Function:** If $s = 0$, $OL = IN_0$, else $OL = IN_1$
- Performing data selection with tri-state buffers:

S	EN_1	EN_0	IN_1	IN_0	OL
0	0	1	X (don't care)	0	0
0	0	1	X	1	1
1	1	0	0	X (don't care)	0
1	1	0	1	X	1



- على أي وحدة من (EN) input له (S) والباقي (EN) input له (S) إذا لم يكونوا متطابقين دائماً (0,0) و (1,0) بالباقي واحد فقط
- Since $EN_0 = \bar{s}$ and $EN_1 = s$, one of the two buffer outputs is always Hi-Z.

Logic Functions using Tri-State Buffers

- Implement AND gate using 3-State buffers and inverters Tri-state buffers + inverters to implement any gate we want.


$$F(X, Y) = X \cdot Y$$

- Use X as control input: (2-input AND gate) * this implementation is 3

- When $X = 0$, $F = 0$ regardless of the value of Y
- When $X = 1$, $F = Y$ or $F = X$

X	Y	F
0	0	0
0	1	0
1	0	0
1	1	1

$F = \text{constant}$
 $F = 0$
 $F = X$
 $F = Y$
 $F \neq \text{constant}$



* الخواص لتقبل أي gate باستخدام
 - inverters + Tri-state buffer
 1) نرسم الـ (Truth table) الـ
 الـ (function) المراد عقده
 2) نقسم الـ (truth table) إلى الأقسام بناءً
 على الـ most significant bit الـ (X)
 3) بعد ما نقسم الجدول نعالق نطلع الـ function بر الـ

constant الـ
 0 الـ
 1 الـ

* نلاحظ: دائماً أن الـ outputs
 مشبوكة معاً في سلك واحد الآخر
 1) نرسم الـ bubble الـ
 الـ buffer متبوعه
 الـ inverter الـ
 الـ bubble الـ

Logic Functions using Tri-State Buffers

- Implement the following function using 3-State buffers and inverters: $F(w, x, y) = \bar{w}x + w\bar{y} + xy$

Use w as control input:

- When $w = 0$, $F = x$ regardless of the value of Y
- When $w = 1$
 - If $x = 0$, $F = \bar{y}$
 - If $x = 1$, $F = 1$

* Note *

x : Variable (x)

x : don't care value

0 1

* Note * 1

لا يفرق مكان

وضع ال bubble

inverter ال x

فوق أو تحت

لكة المهم أن

\bar{y} تكون مكان واحد

مفهوم موالفتين

أو ولا واحد

* إذا أعطيت بالسؤال الرسم المطلوب كتابة ال function لمعاد لها: الخطوات:
 1 عن كل مثلث buffer نكتب ال input ال output ال true أو inverted.
 2 نربط بين مخرج ال buffer نعمل ال x ال buffer ال output ال true أو inverted.
 3 نكتب ال function ال (SOP)

w	x	y	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$F=x$


صنعت ال ربط ال output ال w

$F=\bar{y}$

$F=x/F=w$

$F=1$ (const)

صنعت ال ربط مرة ثانية بالنقطة ال $F(x)$ ال بناء ال next most significant variable.





Logic Functions using Tri-State Buffers

✖ هذا السؤال إذا أعطيت functional وطلب implementation :-

- Write the Boolean expression of $F(A,B,C)$ given the diagram below: $F(A,B,C) = \overline{A}BC + A\overline{B}C$

✖ لحل هذا السؤال إذا أعطيت functional وطلب implementation :-

✖ مقطع الرسم :-



① نرسم ال (truth table) وذلك

$n = 2^n$: عدد المتغيرات. $2^3 = 8$

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

✖ كتابة function implementation التالي :
 ① $B \cdot B \cdot C \rightarrow B \cdot B + \overline{B} \cdot C = \overline{B} \cdot C$
 ② $C \cdot C \cdot B \rightarrow C \cdot C + \overline{C} \cdot B = \overline{C} \cdot B$
 ③ $A \cdot B \cdot C + A \cdot \overline{B} \cdot C = A \cdot C$
 ④ $C \cdot B$

③ نقسم الجداول بالنسبة لـ (A) لأنها (most significant variable)

$$F(A,B,C) = \overline{A}BC + A\overline{B}C$$

the next most significant variable
 • variable
 • bubble

④ نبدأ الرسم من ال output (F) ثم نوزع للوراء ونرسم (2-buffers) ونضع (A) صواب (ENable) لها ووحدة منهم عليها (bubble) ف
 ⑤ نبدأ نحدد ال (inputs) الـ (buffers) ونصمم بناءً على (ENable) نرسم (2 buffers) لكل (input)

Logic and Computer Design Fundamentals, 4th Edition
 PowerPoint Series
 © 2003 Pearson Education, Inc.

The complex gates

Exclusive OR/ Exclusive NOR

- The eXclusive OR (XOR) function is an important Boolean function used extensively in logic circuits
- The XOR function may be:
 - implemented directly as an electronic circuit (truly a gate) or
 - implemented by interconnecting other gate types (used as a convenient representation)
- The eXclusive NOR (XNOR) function is the complement of the XOR function
- By our definition, XOR and XNOR gates are complex gates

Proof: XNOR is the complement of XOR

- $$\overline{X \oplus Y} = \overline{\overline{XY} \oplus X\overline{Y}}$$

* ابقلايو (نظام) دى (demorgan's law)
- $$\overline{X \oplus Y} = \overline{\overline{XY} \cdot X\overline{Y}}$$


(primitive gates) دى (complex gates)
- $$\overline{X \oplus Y} = (X + \overline{Y}) \cdot (\overline{X} + Y)$$

distributive law.
- $$\overline{X \oplus Y} = \overline{X\overline{X}} + XY + \overline{X\overline{Y}} + \overline{Y\overline{Y}}$$

(0) (0)
- $$X \odot Y = \overline{X \oplus Y} = XY + \overline{X\overline{Y}}$$

Symbols For XOR and XNOR

- XOR symbol:



- XNOR symbol:



- Shaped symbols exist only for two inputs



* موهبة جداً : فقط
يسمح لهم بـ (2-10)

wrong!
3-inputs.



Right!
2-inputs
only

(1)' = 1 ⊕ 2 → ناتج
مباين



* (مبته!) عند عمل بوابة (X Nor)
لاكثر من (2-inputs) فصل بوابات
(XOR) قبل آخر بوابة فقط
البوابة الأخيرة
تكون (X Nor) والبنتج
كله قبل (XOR)
Chapter 2 - Part 3
25

* إذا أردنا زيادة عدد ال (inputs) عن (two)
نقوم بإضافة (gates) أخرى.

Truth Tables for XOR/XNOR

X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0

X	Y	$X \odot Y (X \equiv Y)$
0	0	1
0	1	0
1	0	0
1	1	1

من الـ equation
($\bar{x}y + x\bar{y}$)
Function (1)

دليل أن
complement
to each
other

من الـ equation
($\bar{x}y + x\bar{y}$)


* يجب أن يكونوا (X, Y) متشابهين ليكون الناتج (1). * يجب أن يكونوا (X, Y) مختلفين ليكون ناتج الـ Function (1).

- The XOR function means: **X OR Y, but NOT BOTH**
- Why is the XNOR function also known as the **equivalence** function, denoted by the operator \equiv ?
 - Because the function equals 1 if and only if **X = Y**

(XNOR Gate)
لأنها تأكد من
أن (X, Y) قيمتين
متساويتين.

XOR Implementations

- The simple SOP implementation uses the following structure:




- A NAND only implementation is:

بستخدام (NAND gates)

* نريد الحصول على (XOR) gate فقط كالآتي -

Equations for (XOR) (XNOR) صحبات. * غير مطلوب حفظ هاهي الرسا ولكن هي فقط توضيح لأن ال



XOR

⑤ 2-variables:


نفوض $A = \bar{y}$ ثم نكتب معادلة (XOR) ثم نخرج قيمة (A)
 $X \oplus A : \bar{X}A + X\bar{A} = \bar{X}\cdot\bar{y} + X\cdot y = \bar{X}\cdot\bar{y} + X\cdot y = X \odot y = \overline{X \odot y}$
 كما نلاحظ $X \odot y$ (NOR) و $\bar{X \odot y}$

The XOR identities:

① $X \oplus 0 = X$	③ $X \oplus 1 = \bar{X}$
② $X \oplus X = 0$	④ $X \oplus \bar{X} = 1$
⑤ $X \oplus \bar{Y} = \bar{X} \oplus Y$	⑥ $\bar{X} \oplus Y = X \oplus \bar{Y}$
خاصية تبديلية: $X \oplus Y = Y \oplus X$ لا يترتب إذا تم تبديل أعضائهم.	
خاصية جمعية: $(X \oplus Y) \oplus Z = X \oplus (Y \oplus Z) = X \oplus Y \oplus Z$ لا يترتب جميع أول مرتبة أو ثانين مرتبة (الارتق)	

① مختلفين $1 \oplus 0 = 1$
 $0 \oplus 0 = 0$
 ② $0 \oplus 0 = 0$
 $1 \oplus 1 = 0$

③ $1 \oplus 1 = 0$
 $0 \oplus 1 = 1$
 إذا تم أخذ نفس القيمة أو العكس
 إذا تم أخذ قيمتين مختلفتين أو إذا كان الناتج (1)



The XOR function can be extended to 3 or more variables. * حقيقة

For more than 2 variables, it is called an **odd function** or **modulo 2 sum (Mod 2 sum)**, not an XOR:

معناها (number) * يعني إذا كان عدد المتغيرات (2) نعتبر القاعدة بأن إذا كان ال (inputs) يكون ناتج ال function (1) بينما متساويين يكون ناتج ال function (0)
 * إذا كان عدد ال (ones) في ال (input) فردى (odd) يكون ناتج ال function هو (1)
 * إذا كان عدد ال (ones) في ال (input) زوجي (even) يكون ناتج ال function هو (0)
 * يعني كلمة ال (2-variables) حالة خاصة من قاعدة ال (3 variables) وأكثر.

$$X \oplus Y \oplus Z = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ \text{ (Odd \# of 1's)}$$

* نستطيع كتابة ال Boolean function بدون رسم truth table عن طريق معرفة أي الحدود يكون صفر ال (ذا) فيما فرده يكون ناتج ال function (1) بالنسبة لقيمة كحد.

XNOR

لا ليس شرط فقط هذه ال (identities) من لو عوضنا القيم (0, 1)
 بالاستان نستطيع ان نجد الجواب بسهولة .

The XNOR identities:

① $X \odot 0 = \bar{X}$
 ② $X \odot 1 = X$
 ③ $X \odot X = 1$
 ④ $X \odot \bar{X} = 0$

دائماً متساويين لأن الناتج دائماً (1).
 دائماً متساويين لأن الناتج دائماً (0).

① $X \odot 0 = \bar{X}$	② $X \odot 1 = X$
③ $X \odot X = 1$	④ $X \odot \bar{X} = 0$
$X \odot Y = Y \odot X$ (خاصية تبديلية)	
$X \odot Y \odot Z = (X \oplus Y) \odot Z = X \odot (Y \oplus Z)$ (خاصية تجميعية)	


متساويين
 متساويين
 دائماً متساويين لأن الناتج دائماً (0)
 دائماً متساويين لأن الناتج دائماً (1)

The XNOR function can be extended to 3 or more variables. For more than 2 variables, it is called an **even function**, not an XNOR:

لا ملائمة : عندما يكون العدد (minterm)
 00 يكون عدد ال (1's) زوجي لأنه لا يوجد (1's) إذاً
 Number of ones = even number of ones.

function ال (0) في ال (XOR) و ال (1) في ال (XNOR)
 $X \odot Y \odot Z = \bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + \bar{X}\bar{Y}\bar{Z}$ (Even # of 1's)

The even function is the complement of the odd function



Odd and Even Functions

- The 1s of an **odd function** ^(XOR) correspond to minterms having an index with an odd number of 1s.

	y			
	0	1	3	2
	0	1	0	1
x	4	5	7	6
	1	0	1	0
	z			

(K-maps)

نبدأ (0) →

	C			
	0	1	3	2
	0	1	0	1
	4	5	7	6
	1	0	1	0
B	12	13	15	14
	0	1	0	1
A	8	9	11	10
	1	0	1	0
	D			

* شكلم
مميز
مربع (1) و
مربع صفيه (0)
وزلاظ
عدم قدرتنا
على جمع الـ ones
في 14
ولكن من الشكل
نعرف أنه
even/odd
function

- The 1s of an **even function** ^(XNOR) correspond to minterms having an index with an even number of 1s.


	y			
	0	1	3	2
	1		1	
x	4	5	7	6
		1		1
	z			

نبدأ (1) →

	C			
	0	1	3	2
	1		1	
	4	5	7	6
		1		1
B	12	13	15	14
	1		1	
A	8	9	11	10
		1		1
	D			


Example: Odd Function Implementation

- Design a 3-input odd function $F = X \oplus Y \oplus Z$ with 2-input XOR gates
- Factoring, $F = (X \oplus Y) \oplus Z$
- The circuit:



Example: Even Function Implementation

- Design 4-input even function $F = W \oplus X \oplus Y \oplus Z$ with 2-input XOR and XNOR gates
- Factoring, $F = (W \oplus X) \oplus (Y \oplus Z)$
- The circuit:



Parity Generators and Checkers

- In Chapter 1, a parity bit added to n-bit code to produce an n+1 bit code:


* Example: 0110 ← علينا إضافة (bit) زيادة ولكن تكون في even parity علينا المحافظة على even (زوجي)

- Example: $n = 3$. **Generate even parity code words of length four with odd function (XOR):**

- Check even parity code words of length four with odd function (XOR):**

- Operation: $(X, Y, Z) = (0, 0, 1)$ gives $(X, Y, Z, P) = (0, 0, 1, 1)$ and $E = 0$. No error!
If Y changes from 0 to 1 between generator and checker, then $E = 1$ indicates an error

there is error!



▪ Part 1 – Design Procedure

• Steps

- Specification
- Formulation
- Optimization
- Technology Mapping
- Verification


- Technology Mapping - AND, OR, and NOT to NAND or NOR

* نريد استخدام التالي في تصميم دوائر
كهربائية نعمل بوظيفة معينة.

Combinational Circuits (doesn't have memory).

- A combinational logic circuit has:
 - A set of m Boolean inputs,
 - A set of n Boolean outputs, and
 - n switching functions, each mapping the 2^m input combinations to an output such that the current output depends only on the current input values

- A block diagram:



m Boolean Inputs

n Boolean Outputs

* يكون هناك أكثر من
input وبتلك أكثر
من output ولتكن
كل output يعتمد على
ال input الذي
يخضع له.

طريقة التصميم - Design Procedure

✗ خطوات لكي نحل مشاكل الخطأ في
تصميم الدارة (circuit):

1. Specification (الوصف)

- Write a specification for the circuit if one is not already available. **What does the circuit do? Including names or symbols for inputs and outputs**

2. Formulation (التصنيف)

- Derive a **truth table** or **initial Boolean equations** that define the required relationships between the inputs and outputs, if not in the specification

3. Optimization (التقليل) / (الاختصار)

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters



Design Procedure

4. Technology Mapping (التعيين بالرسم)

- Map the logic diagram to the implementation technology selected

5. Verification (using lab logic).

- Verify the correctness of the final design manually or using simulation → (محاكاة)



$$F(A, B, C) = \text{---}$$

$$G(A, B, C) = \text{---}$$

$L(A, B, \dots) = \text{light}$ & $M(A, B, C, \dots) = \text{motion}$.

Design Example 1

- Specification:** Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F , (such that $F = 1$ when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2)).

الوصف
الجملة التي توصفها
يعني function
(1) وقت (0).

* شرط متى يكون ناتج (F) هو (1)
 (مطلوب)

 - This is called majority function (i.e. majority of inputs must be 1 for the function to be 1).

Formulation:

نقل ال (truth table)

* specification the table
 تعيين الجدول
 مكان ال (1)
 عند طريق الشرط
 المعطى بالامتحان.


	X	Y	Z	F
m_0	0	0	0	0
m_1	0	0	1	0
m_2	0	1	0	0
m_3	0	1	1	1
m_4	1	0	0	0
m_5	1	0	1	1
m_6	1	1	0	1
m_7	1	1	1	1

عدد الأصفار أكبر من عدد الواحدات
عدد الواحد أكبر من عدد الأصفار

Design Example1 Cont.


(است) ← لتقليل ال
 كتابة ال function بأبسط صورة
 using (K-maps)

$$F(X, Y, Z) = XY + XZ + YZ$$



Technology Mapping:

- Mapping with a library containing inverters, 2-input AND, 2-input OR



* شركة فقط (2-inputs)
 لذلك نعمل أكثر من
 بوابة لكي يربط معنا
 ذلك.

Design Example 2

- Specification:** Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O₁, O₀), such that:
 - When A = B and Both are even
 - When A < B
 - When A > B
 - When A = B and Both are odd

O ₁ O ₀ = 00	When A = B and Both are even
O ₁ O ₀ = 01	When A < B
O ₁ O ₀ = 10	When A > B
O ₁ O ₀ = 11	When A = B and Both are odd

- Formulation:** (truth table)
 - decimal B (أرقام B)
 - أرقام A (decimal A)

* ملاحظه -

(2 binary numbers and each number consists of 2 bits.)

A(A ₁ A ₀)	A=B	B(B ₁ B ₀)	O(O ₁ O ₀)
Even (00)	A < B	00	00
00	A < B	01	01
00	A = B	10	01
00	A = B	11	01
01	A > B	00	10
Odd (01)	A > B	01	11
01	A = B	10	01
01	A = B	11	01
10	A < B	00	10
10	A < B	01	10
10	A < B	10	00
10	A < B	11	01
11	A = B	00	10
11	A = B	01	10
11	A = B	10	10
11	A = B	11	11

bit لكل output لكل (kmap) .

add decimal (1)

decimal k. add (0) ← (kmap) ← (kmap) 9



Note * تعبى الجداول كأنهم (4-variable inputs) يعني لا دخل لأن A ← كمتغير لها (2 bits) نعتبرها متغيرين

Design Example 2 Cont. (output) نفل (k-map)

منفصلة . وحجمها (16 مربع) لأن $2^4 = 16$. 4 متغيرات على اعتبار A_1, A_0, B_1, B_0 (ص 2 متغيرات)

Optimization and Technology Mapping:



$O_0 = B_1B_0 + \bar{A}_1B_1 + \bar{A}_1B_0$ * تأخذ عدد الجيرمن ال (gates) لأن لكل (gate) عدد معين من ال (inputs).



both essential prime imp

$O_1 = A_1A_0 + A_0\bar{B}_1 + A_1\bar{B}_1$

* يتم أخذ قيم (O_1/O_0) من الجدول ووضعها في ال (k-map) حسب الترتيب



Design Example 3

1. Specification

- **BCD to Excess-3 code converter**. (Excess 3) ← (BCD) عمل (circuit) تحويل من (BCD)
- (4-bits) **Transforms BCD code** (4-bits) **for the decimal digits to Excess-3 code for the decimal digits**
- **BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively** BCD : (0 → 9)
- **Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word** نقطة لعلاية (9) فقط. حيث تكون في (Excess 3) هي (12)
- **BCD input is labeled (A, B, C, D)**
- **Excess-3 output is labeled (W, X, Y, Z)**

Design Example3 Cont.

2. Formulation

<i>ABCD</i>	<i>WXYZ</i>
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX

→ don't care.


* لم يضربنا بالـ 0 والـ 1 صافاً
 بار (illegal) وهم من (10 ← 15) صيف
 (outputs) أنهم غير موجودين بالـ (BCD)
 لانه من (0 ← 9) فقط.

لأنه مكون من (7 قطع).

Homework: BCD to 7-Segment

Specification:

- Inputs: (A, B, C, D) BCD code from 0000-to-1001
- Outputs: (g, f, e, d, c, b, a)



Formulation:

ABCD	gfedcba
(0) 0000	0111111 (1111111) ^{يشتمل}
(1) 0001	0000110 (1)
(2)	///
...	///
1001	1101111 (1111111)
1010	0000000 (0000000)
///	///
1111	0000000 (0000000)

1) كان ال output (1) : يضيء الصنو.
 0) كان ال output (0) : يطفى الصنو.

Optimization:

- How many K-maps?

تقس عدد المتغيرات في ال outputs
 أي لكل output
 (k map) فاصلة به

لا يوجد (10) بل (BCD)

لأنه ليس موجود بل (BCD)
 (5) لذلك نضع (zeros)
 (don't care)

Mapping to NAND gates

Assumptions:

- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:



- Replacing AND and OR symbols, \rightarrow to NAND
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs \rightarrow to NAND.

عكس يكون عكس
في ٢-inverters
عكس




NAND Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :


- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.



NAND Mapping Example




4-input *
OR
نستعمل توليفها
في 4-input *
NAND
بمجرد واحدة.




NOR Mapping Algorithm

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :

- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.



NOR Mapping Example



نختار ال (inverters) المتكررة وراء هيف
لنقل عددهم

Overview

- **Part 2 – Combinational Logic** (without memory).
input $\xrightarrow{\text{gives}}$ output.
- Functions and functional blocks
- Rudimentary logic functions
- * Decoding using Decoders (blocks).
 - Implementing Combinational Functions with Decoders
- * Encoding using Encoders (blocks)
- Selecting using Multiplexers
 - Implementing Combinational Functions with Multiplexers


Basic Functions:

Rudimentary Logic Functions

- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function

Functions of One Variable				
X	F = 0	F = 1	F = X	F = \bar{X}
0	0	1	0	1
1	0	1	1	0


- Value fixing : a, b (يأخذ وصف الـ (F) ويحلله ويخرج قيمته)
 نقل
- Transferring : c (same data).
- Inverting : d (invert the data)
- Enabling : next slide




Enabling Function

- **Enabling** ^{رہنمائی} permits an input signal to pass through to an output
- **Disabling** blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be **Hi-Z** (as for three-state buffers and transmission gates), 0, or 1
- When disabled, **0 output**
- When disabled, **1 output**

using (AND)



using (OR)



Decoding

- **Decoding:** the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code

كل input ال output مختلفا .
والعلاقة هي
عدد inputs \Rightarrow عدد outputs \Rightarrow عدد inputs


- Circuits that perform decoding are called **decoders**
- Functional blocks for decoding are
 - called **n -to- m line decoders** where $m \leq 2^n$, and $(m=2^n) \leftarrow$ غالباً
 - generate 2^n (or fewer) minterms for the n input variables

1-to-2 Line Decoder when $n=1$


- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's

⊗ مخرجة ال (decoder): أنه فقط (output) واحد هو (active) في وقت معين.

- Only one output is active at a time



Design for (1 to 2 Decoder):



(a)


(b)

⊗ عندما يكون ال input (0) يتحولوا من (binary) إلى (decimal) فيكون جوابها (0) لذلك نبحث عن ال output الذي ال (index) له نفس قيمة ال input (input) يكون (active) ولها (1) فقط والباقي (Zeros) مخرجة ال (decoder) فقط ال (output) الذي يتشابه ال (index) تابع له (input) يكون (active) ولها (1) فقط والباقي (Zeros)

Decoders are used to control multiple circuits by enabling only one of them at a time

2-to-4 Line Decoder

when $n=2$



■ No more optimization is possible

■ Note that the (2-to-4) line decoder is made up of two (1-to-2) line decoders and 4 AND gates

which means (2 inverters)

2-input

Decoder Expansion

- General procedure given in book for any decoder with n *inputs and 2^n outputs*
- This procedure builds a decoder backward from the outputs using

1. Let $k = n$

2. We need 2^k 2-input AND gates driven as follows:

- If k is even, drive the gates using two $k/2$ -to- $2^{k/2}$ decoders
- If k is odd, drive the gates using one $(k+1)/2$ -to- $2^{(k+1)/2}$ decoder and one $(k-1)/2$ -to- $2^{(k-1)/2}$ decoder

3. For each decoder resulting from step2, repeat step2 until $k = 1$. For $k = 1$, use 1-to-2 decoder

(loop) until we reach the simplest decoder.

Decoder Expansion - Example 1


3-to-8-line decoder

* نبدأ رسم الركنة من اليمين (النقطة) للسماح (البرائة).

* $k = n = 3 =$ number of inputs.

* We need $2^3(8)$ 2-input AND gates driven as follows: $2^n =$ عدد 2-input and gates


* k is odd, so split to:



▪ 2-to-4-line decoder

▪ 1-to-2-line decoder

* 2-to-4-line decoder $\rightarrow k = n = 2$



▪ We need $2^2(4)$ 2-input AND gates driven as follows:

▪ k is even, so split to:

• Two 1-to-2-line decoder

▪ See next slide for result

(Loop)
مترينج لاسطة
(decoder)
وهو عندما
 $k=1$

Decoder Expansion - Example 1

- $GN = 8 \times 2 + 4 \times 2 + 3$ AND gates. AND gates عدد ال inverters
- $GN = 27$ عدد ال inverters عدد ال 2-inputs عدد ال 2-inputs

▪ **Straight forward design has the same GN cost**

من ناحية (cost) متساويان ولكن من ناحية (delay) يختلفوا.

لا ركة نسقل الرسم ببدأ من اليمين ثم

خذ شكل ال output لكل (and gate) من حيث

$D_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0$ وهكذا لكل المخرجات


* يجوز تبديل (A_0 بـ A_2) أو غيرها

أي أن أي ترتيب ليكتم والهم فقط

أن ترتيب ال outputs يكون على صيغ -

$$0 \equiv \bar{A}_2 \bar{A}_1 \bar{A}_0$$

$$1 \equiv \bar{A}_2 \bar{A}_1 A_0$$




نلاحظ ان A_2 متغيره
نلاحظ ان A_2 متغيره
نلاحظ ان A_2 متغيره

Decoder Expansion - Example 2

6-to-64-line decoder



- $k = n = 6$ → The number of inputs.
- We need 2^6 (64) 2-input AND gates driven as follows: ($2^n =$ number of AND gates).
- k is even, so split to:
 - Two 3-to-8-line decoders
- Each 3-to-8-line decoder is designed as shown in Example 1

or continue the loop!



Decoder Expansion - Example 2

- $\rightarrow (2^6)$ and gates. $\rightarrow (2^2)$ and gates
 $GN = 64 \times 2 + 16 \times 2 + 8 \times 2 + 6$
- $GN = 182$ $\rightarrow (2^4)$ and gates.
- Straight forward design has
 GN cost of 390



Decoder Expansion - Example 3

7-to-128-line decoder

- $k = n = 7$

⊗ We need 2^7 (128) 2-input AND gates driven as follows:

- k is odd, so split to:

- ⊙ 4-to-16-line decoder

- ⊙ 3-to-8-line decoder

- 4-to-16-line decoder

- $k = n = 4$

⊗ We need 2^4 (16) 2-input AND gates driven as follows:

- k is even, so split to:

- Two 2-to-4-line decoders

- Complete using known 3-8 and 2-to-4 line decoders

- $GN = \underbrace{128}_{\substack{7\text{-input and gate}}} \times 2 + \underbrace{16}_{\substack{4\text{-input and gate}}} \times 2 + \underbrace{8}_{\substack{3\text{-input}}} \times 2 + \underbrace{12}_{\substack{2\text{-input}}} \times 2 + \underbrace{7}_{\substack{\text{inputs}}} = 335$

- Compare to straight forward design with GN cost of 903

using Enables.

Building Larger Decoders

- Method 1: Decoder Expansion (الطريقة السابقة)
- Method 2: Using Small Decoders with Enable input (الطريقة الحالية)
- Example: 1-to-2 line decoder with enable
 - In general, attach *m-enabling* circuits to the outputs
 - See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent two binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 2 outputs

In this case, it is called a Demultiplexer.

Handwritten notes:

- * متى ما كان ال Enable (0) يكون $D_1, D_0 = 0$.
- * متى ما كان ال Enable (1) يكون حسب ال input ال D_1, D_0 .
- وإذا كان A فيكون D_1 هو جوابه (1).
- وإذا كان \bar{A} فيكون D_0 هو جوابه (1).
- على اليمين ال Enable لازم يكون (1) صينك إذا كان (0) يكون
- نفس القيم التعيين ولكن تقسيم
- Enable على ال D_1, D_0 مرتب مع ال (and gate)

EN	A	D_0	D_1
0	X	0	0
1	0	1	0
1	1	0	1

(a)



(b) $D_0 = EN \cdot \bar{A}$
 $D_1 = EN \cdot A$

(c) 1-to-2 Decoder

Design Fundamentals, 4e

2-to-4 Line Decoder with Enable

- Attach *4-enabling* circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a *Demultiplexer*




(a) *مغالباً ال (Enable) يكون هو (most significant digit)*

(b) *تم اضافة (ع بوليان and اضرك) لأن*
 * لكل بوابة 3 مدخلات (inputs)
 Chapter 3 17

Combinational Circuits (doesn't have memory).

- A combinational logic circuit has:
 - A set of m Boolean inputs,
 - A set of n Boolean outputs, and
 - n ^{(Functions) دالة} switching functions, each mapping the 2^m input combinations to an output such that the current output depends only on the current input values

▪ A block diagram:



m Boolean Inputs

n Boolean Outputs

* يكون ضاراً أكثر من input وبتالي أكثر من output ولكن كل output يعتمد على input الذي يخرجه فقط.

Design Procedure

خطوات لكي نصل من احتمال الخطأ في تصميم الدارة (circuit).

1. Specification (الوصف)

- Write a specification for the circuit if one is not already available. ***What does the circuit do? Including names or symbols for inputs and outputs***

2. Formulation (التصنيف)

- Derive a ***truth table*** or ***initial Boolean equations*** that define the required relationships between the inputs and outputs, if not in the specification

3. Optimization (التقليل) / (الاعتبار)

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters (*basic-gates*)



Design Procedure

4. Technology Mapping . (التقريب بالرسم)

- Map the logic diagram to the implementation technology selected

5. Verification (using lab logic).

- Verify the correctness of the final design manually or using simulation → (محاكاة)



Design Example 1

Design Example 1

- Specification:** Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F , such that $F = 1$ when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2).
 * شرط متى يكون ناتج (F) هو (1) الجملة التي توصف مع يعطي الfunction (1) وقت (0).

This is called majority function (i.e. majority of inputs must be 1 for the function to be 1).
 الأغلبية، الأكثرية

Formulation:

نقطة ال (truth table)

* specification the table تعيين الجدول مكان ال (1) عند طريق الشرط المعطى بالاستبيان.

	X	Y	Z	F
m ₀	0	0	0	0
m ₁	0	0	1	0
m ₂	0	1	0	0
m ₃	0	1	1	1
m ₄	1	0	0	0
m ₅	1	0	1	1
m ₆	1	1	0	1
m ₇	1	1	1	1

عدد الأصفار أكبر من عدد الواحدات
 عدد الواحدات أكبر من عدد الأصفار

Design Example 1 Cont.

(cost) ← لتقليل ال
 كتابة ال function بأبسط صورة
 Optimization: using (K-maps)

$$F(X, Y, Z) = XY + XZ + YZ$$


as a sum of minterms: $\sum m(3, 5, 6, 7)$.

		Y		
	0	1	3	2
X	4	5	7	6
		Z		

The Karnaugh map shows 1s in cells (3,1), (7,1), (5,0), (6,0), and (7,0).

Technology Mapping:

- Mapping with a library containing inverters, 2-input AND, 2-input OR



* شركة فقط (2-inputs)
 لذلك نعمل أكثر من
 بوابة لكي يربط معنا
 ذلك.

Design Example 2

Specification: Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O₁, O₀), such that: * (one two bits output) decimal: even (0)

O ₁ O ₀ = 00	When A = B and Both are even
O ₁ O ₀ = 01	When A < B
O ₁ O ₀ = 10	When A > B
O ₁ O ₀ = 11	When A = B and Both are odd

Formulation: (truth table) (decimal B) (A) (A) (B) (A) (B)

* Notes -
 (2 binary numbers and each number consists of 2 bits.)

A(A ₁ A ₀)	B(B ₁ B ₀)	O(O ₁ O ₀)
00 (Even)	00	00
00	01	01
00	10	01
00	11	01
01	00	10
01	01	11
01	10	01
01	11	01
10	00	10
10	01	10
10	10	00
10	11	01
11	00	10
11	01	10
11	10	10
11	11	11

bit لكل output (Kmap) نقل

add decimal (1)

decimal (0) (Kmap) Chapter 3 - Part 1 (9)


Note * تعبي الجود كأنهم (4-variable) بعين لا دخل لأن A ← كمغير لها (2 bits) نعبرها متغيرين

Design Example 2 Cont. (k-map) نفل (output) لكل



منفصلة . وحجمها (16 مربع) لأن $2^4 = 16$. 4: متغيرات على اعتبار A_1, A_0, B_1, B_0 (من 4 متغيرات)

Optimization and Technology Mapping:


$O_0 = B_1B_0 + \overline{A_1}B_1 + \overline{A_1}B_0$ لا تأخذ عدد الجيرمن ال (gates) لأن لكل (gate) عدد معين من ال (inputs).



$O_1 = A_1A_0 + A_0\overline{B_1} + A_1\overline{B_1}$



both essential prime implicants



* يتم أخذ قيم (O1/O0) من الجدول ووضعها في ال (k-map) حسب الترتيب

Design Example 3

Design Example 3

1. Specification

- **BCD to Excess-3 code converter** (circuit) $(\text{Excess } 3) \leftarrow (\text{BCD})$ (+3)
- Transforms **BCD code** for the decimal digits to **Excess-3 code** for the decimal digits (4-bits) (4-bits)
- **BCD code words** for digits 0 through 9: **4-bit patterns** 0000 to 1001, respectively BCD : (0 → 9)
- **Excess-3 code words** for digits 0 through 9: **4-bit patterns** consisting of 3 (binary 0011) added to each BCD code word نقطة لفرقة (9) فقط. حيث تكون في (Excess 3) من (2)
- **BCD input** is labeled **(A, B, C, D)**
- **Excess-3 output** is labeled **(W, X, Y, Z)**

Design Example3 Cont.

2. Formulation

ABCD	WXYZ
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX

don't care.


* لم یضربنی بال سوال صادا بفعل
 بال (illegal) و ہم من (10 ← 15) میں
 (outputs) انہم غیر موجود ہیں بال (BCD)
 (0 ← 9) فقط

Design Example3 Cont.

Homework: BCD to 7-Segment

▪ **Specification:**

- Inputs: (A, B, C, D) BCD code from 0000-to-1001
- Outputs: (g, f, e, d, c, b, a)



▪ **Formulation:**

ABCD	gfedcba
(0) 0000	0111111
(1) 0001	0000110
(2)	///
...	///
1001	1100111
1010	0000000
...	///
1111	0000000

▪ **Optimization:**

• How many K-maps?

← نفس عدد المتغيرات في ال outputs
 أي شكل ال output (k map) -

لا يوجد (10) بال (BCD)
 (5) لدراسة فيج (zeros) (don't care)
 (5) لدراسة فيج (zeros) (don't care)

* إذا كان ال output (1) : نضع الضوء
 بينما ال output (0) : نضعي الضوء

Technology Mapping

- Mapping Procedures

- To NAND gates
- To NOR gates

* better to make a circuit only with one gate type (using one type universal gates)

* NAND Gates :-



① NOT :-

$$\overline{A \cdot A} = \overline{A} = A \rightarrow \text{NAND} \rightarrow \overline{A}$$

② AND :-

$$\overline{\overline{A \cdot B}} = A \cdot B \rightarrow \text{NAND} \rightarrow A \cdot B$$

③ OR :-

$$\overline{\overline{A \cdot B}} = \overline{\overline{A} + \overline{B}} = A + B$$

* NOR Gates :-



① NOT :-

$$\overline{B + B} = \overline{B} = B \rightarrow \text{NOR} \rightarrow \overline{B}$$

② OR :-

$$\overline{\overline{A + B}} = A + B \rightarrow \text{NOR} \rightarrow A + B$$

③ AND :-

$$\overline{\overline{\overline{A} \cdot \overline{B}}} = \overline{\overline{A} + B} = A \cdot \overline{B}$$

$$\overline{\overline{\overline{A} \cdot \overline{B}}} = \overline{\overline{A} + B} = A \cdot \overline{B}$$

Mapping to NAND gates

Mapping to NAND gates

Assumptions:

- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:


- Replacing AND and OR symbols, \rightarrow to NAND
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs \rightarrow to NAND.

عندما يكون عندنا
 (2-inverter) و
 نحن




NAND Mapping Algorithm

1. Replace ANDs and ORs:





2. Repeat the following pair of actions until there is at most one inverter between :

- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.




NAND Mapping Example



* to reduce the number of inverters.

NOR Mapping Example



فإننا نأخذ F
 المخرج حسب
 C (input) لا تقرب بين
 (inverters)

نختار ال (inverters) المتكررة وراء بعض

لنقل عددهم


Rudimentary Logic Functions

Basic Functions:-

- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function

Functions of One Variable				
X	F = 0	F = 1	F = X	F = \bar{X}
0	0	1	0	1
1	0	1	1	0

- Value fixing:** a, b (أثبت وصفاً (F) وسجله ونفذ في output)
 - $V_{DD} \Rightarrow 1$ (أخذ قيمة ثابتة ومعدنية حسب المفهوم الحالة)
 - $\bar{} \Rightarrow 0$ (منطق عالي (منطق طاقة))
- Transferring:** c (same data). (نقل)
 - the output is as same V_{CC} or V_{DD} as the input.
- Inverting:** d (invert the data)
- Enabling:** next slide



تفويض أرضي لأنه مثبت بالرقم 0 للقيمة ل (F) دائماً (0) (a)

Enabling Function

- **Enabling** ^{رکتریح / اسخ} permits an input signal to pass through to an output
- **Disabling** ^{منع / اقصی} blocks an input signal from passing through to an output, replacing it with a fixed value

* when Enable = 0, then the function have a fixed value = 0. The value on the output when it is disabled can be Hi-Z (as for three-state buffers and transmission gates), 0, or 1



* when Enable = 1, then the function = X, whether X=0 or X=1

When disabled, 0 output

When disabled, 1 output

using (AND)

using (OR)



Decoding 8 combinational logic block.

Handwritten notes in Arabic: (110, 1, 1) ...

Decoding

Combinational logic block.

تحويل من بايت (n) الى بايت (m) و ال outputs هي (2^n) مخطط.



- Decoding:** the conversion of an n-bit input code to an m-bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code

كل input له output فريد. والعلاقة هي عدد inputs \geq عدد outputs \geq عدد inputs.

- Circuits that perform decoding are called **decoders** only one of the outputs is one (1) and the rest are Zero's (0)

- Functional blocks for decoding are

- called n-to-m line decoders, where $m \leq 2^n$, and $(m=2^n)$ غالباً و أجزائية له هي (2^n) outputs.
- generate 2^n (or fewer) minterms for the n input variables




1-to-2 Line Decoder when $n=1$

* A: input: Address. When the decimal value of A equals the subscript of D_i that D_i will be 1 and all others will be 0's

* D: output: Data. \otimes قيمة (A) ال (decimal) هي ال (index) ال output ال (1) قيمة (output) ال (decoder) : انه صفة (output) واحد هو (active) في وقت معين.

Only one output is active at a time



Decoder are used to control multiple circuits by enabling only one of them at a time

\otimes عندما يكون ال input ال (0) ال (binary) ال (decimal) فيكون صوابها (0) لزللك نبحث عن ال output ال (index) ال نفس قيمة ال input فيكون ناتجه (1) ال (input) ال (index) ال (input) يكون (active) ولها (1) فقط والباقي (Zeros)

2-to-4 Line Decoder


when $n=2$

انته! (2)

* ترتيب ال output من اليمين لليسار
الانقل (least → most)


inputs	A_1	A_0	D_0	D_1	D_2	D_3
decimat	0	0	1	0	0	0
(0) m_0	0	1	0	1	0	0
(1) m_1	1	0	0	0	1	0
(2) m_2	1	1	0	0	0	1
(3) m_3						

(a)



* يسمى ال (decoder) ايضاً به
(minterm generator) ال
ال (outputs) ال (minterms)
خلاص ان ال output
صم نفس ال minterms

* كيف نكتب



Truth table ال decoder
بأنه و output
يكون (D) في ال
كل مرة عن
(D) ممتية
تتبع ال
ال output

- No more optimization is possible
- Note that the (2-to-4) line decoder is made up of two (1-to-2) line decoders and 4 AND gates

which means (2 inverters)

موسر ال عدد ال outputs امبار ال ان يكون (2^n)
نص ال ال من ال ال ال
Chapter 3 ال ال
output $\leq 2^n$

Decoder Expansion (less cost).

- General procedure given in book for any decoder with n inputs and 2^n outputs (بدراسة آتوماتيكي (الذات للامم)
- This procedure builds a decoder backward from the outputs using

1. Let $k = n$

2. We need 2^k 2-input AND gates driven as follows:

- If k is even, drive the gates using two $k/2$ -to- $2^{k/2}$ decoders
- If k is odd, drive the gates using one $(k+1)/2$ -to- $2^{(k+1)/2}$ decoder and one $(k-1)/2$ -to- $2^{(k-1)/2}$ decoder

3. For each decoder resulting from step 2, repeat step 2 until $k = 1$. For $k = 1$, use 1-to-2 decoder

(loop) until w reach th simplest de

Logic and Computer Design Fundamentals, 4e Chapter 11
Decoder Expansion - Example 1

Decoder Expansion - Example 1


3-to-8-line decoder

* نبدأ رسم المركبة من اليمين (النهاية) لليسار (البداية)

* $k = n = 3 =$ number of inputs.


* We need $2^3 (8)$ 2-input AND gates driven as follows: $2^n =$ عدد 2-input and gates

* k is odd, so split to:



- 2-to-4-line decoder
- 1-to-2-line decoder

* 2-to-4-line decoder $\rightarrow k = n = 2$



- We need $2^2 (4)$ 2-input AND gates driven as follows:
- k is even, so split to:
 - Two 1-to-2-line decoder


▪ See next slide for result

Decoder Expansion - Example 1

- $GN = 8 \times 2 + 4 \times 2 + 3$ (with handwritten notes: AND gates, AND gates, inverters)
- $GN = 27$ (with handwritten notes: 2-inputs, 2-inputs)

Straight forward design has the same GN cost

من ناحية (cost) متساويات ولكن من ناحية (delay) مختلفا.
 لا لكي نسهل الرسم، تبدأ من اليمين ثم
 نحدد شكل ال output لكل (and gate) من حيث
 $D_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0$ وهكذا شكل المخرجات
 نخرجوز تبديل (A_0 ب A_2) أو غيرها
 أي أن أي ترتيب للبيوت والبيوت فقط
 أن ترتيب ال outputs يكون على صحت.
 $0 \equiv \bar{A}_2 \bar{A}_1 \bar{A}_0$
 $1 \equiv \bar{A}_2 \bar{A}_1 A_0$




Decoder Expansion - Example 2

Decoder Expansion - Example 2

6-to-64-line decoder




- $k = n = 6 \rightarrow$ The number of inputs.
- We need 2^6 (64) 2-input AND gates driven as follows: ($2^n =$ number of AND gates).
- k is even, so split to:
 - Two 3-to-8-line decoders
- Each 3-to-8-line decoder is designed as shown in Example 1

or continue the loop!



Decoder Expansion - Example 2

- $GN = 64 \times 2 + 16 \times 2 + 8 \times 2 + 6$ $\rightarrow (6^4)$ and gates. $\rightarrow (2^2)$ and gates
- $GN = 182$ $\rightarrow (2^4)$ and gates.
- Straight forward design has GN cost of 390



For the cost decoder expansion is better. but for the delay the straight forward design is better because it has one level implementation.

Decoder Expansion - Example 3

- 7-to-128-line decoder

- $k = n = 7$

- * We need 2^7 (128) 2-input AND gates driven as follows:

- k is odd, so split to:

- ① 4-to-16-line decoder

- ② 3-to-8-line decoder

- 4-to-16-line decoder

- $k = n = 4$

- * We need 2^4 (16) 2-input AND gates driven as follows:

- k is even, so split to:

- Two 2-to-4-line decoders

- Complete using known 3-8 and 2-to-4 line decoders

(1-2 decoders) 11 215 = (inputs) 11 216 = (inputs) 11 217

- $GN = 128 \times 2 + 16 \times 2 + 8 \times 2 + 12 \times 2 + 7 = 335$

2-input and gate. 2-input and gates. inputs

- Compare to straight forward design with GN cost of 903

أقل

using Enables.

Building Larger Decoders

- Method 1: Decoder Expansion (الطريقة السابقة)
- Method 2: Using Small Decoders with Enable Input (الطريقة الحالية):
- Example: 1-to-2 line decoder with enable
 - In general, attach *m-enabling* circuits to the outputs
 - See truth table below for function
 - Note use of X's to denote both 0 and 1
 - Combination containing two X's represent two binary combinations
 - Alternatively, can be viewed as distributing value of signal EN to 1 of 2 outputs


$D_{MAX} = (\text{Decoder} + \text{Enable})$

In this case, it is called a **Demultiplexer**


Handwritten notes:
 * متى ما كان ال Enable (0) يكون $D_1, D_0 = 0$
 * متى ما كان ال Enable (1) يكون حسب ال input D_1, D_0
 * متى ما كان ال Enable (1) يكون حسب ال input D_1, D_0
 * متى ما كان ال Enable (1) يكون حسب ال input D_1, D_0

EN	A	D_0	D_1
0	X	0	0
1	0	1	0
1	1	0	1

(a)



(b)




(c)

2-to-4 Line Decoder with Enable

2-to-4 Line Decoder with Enable


- Attach **4-enabling** circuits to the outputs by an and gates
- See truth table below for function
 - Combination containing two X's represent four binary combinations \otimes don't cares represent 4 حالات
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a **Demultiplexer**



بالترتيب
منه

EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	0	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

(a) Enable (البيون صو) (most significant digit)



(b) $D_0 = \bar{A}_1 \bar{A}_0$
 $D_1 = \bar{A}_1 A_0$
 $D_2 = A_1 \bar{A}_0$
 $D_3 = A_1 A_0$

نم ضد ال output
 كيف يكون تشغيل
 inputs

$n=2 = \text{inputs}$
 $m=2^n = \text{outputs} = \text{number of 2-input AND gates.}$

2-to-4 Decoder using 1-to-2 Decoders and Inverters

(two 1-2 decoder and one inverter) طريقة البنية

A_1 معرفة كيفية عمل السؤال
 T.T يجب علينا رسم
 decoder (Truth table)
 المطلوب اضنا به
 decoder البت منه
 1
 1
 Enable
 most significant digit.

A_0
0
1
0
1


Decimal	D_0	D_1
(0)	1	0
(1)	0	1
(2)	0	0
(3)	0	0

D_2	D_3
0	0
0	0
1	0
0	1

1st 1-to-2 Decoder
 the index is one.

2nd 1-to-2 Decoder

* فقط (decoder) واحد مستعمل ويكون بوابه
 (الباقي ال decoders) يكون بوابه (0)
 * ولود ال Enable هو فقط لجل واحد من
 ال (decoders) قسمة (1) أي شغال والباقي
 لا يعمل لكي لا يخلط قسم. فيكون
 ال (Enable) هو ال (most significant digit.)



* تأخذ سفر كمال:
 $D_0 \ D_1 \ D_2 \ D_3$
 0 0 1 0 0 0
 0 0 1 0 0 0
 0 0 1 0 0 0
 0 0 1 0 0 0
 لا حظ ان: A_1 هو ال Enable نمله
 invert لكي شغال وعندنا لجل على قسمة
 (1) عند ال (D) الة رسيها (0) وهي
 D_0 والباقي ايضا


3-to-8 Decoder using 2-to-4 Decoders and Inverters

$n = 3 = \text{inputs}$
 $m = 8 = \text{outputs} = 2^n = \text{number of 2-input AND gates}$

A_2	A_1	A_0	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

1st 2-to-4 Decoder

2nd 2-to-4 Decoder




على الأقل يحتاج decoder (2) ← (2 to 4)
 نتيج (1) decoder ← (3 to 8)

$n=4 = \text{inputs.}$
 $m=16 = \text{outputs} = 2^n = \text{number of AND gates.}$
4-to-16 Decoder using Only 2-to-4 Decoders

عدد 2 to 4 decoders (x) عند 4 * x = 16 $\rightarrow x=4$ number of decoders.

* لكي نعرف وحدة مع ال
 (1) Enables
 (decoder)
 Enables ال



داتا
 حقل
 آنا باقي ال
 Enables
 حسب ال
 عند (1) نعدل
 و نطلع ال
 حسب ذلك

Example 1

- Implement function f using decoder and OR gate:

$f(x, y, z) = x\bar{z} + \bar{x}y$ → from Boolean Equation to Some of minterms.

- $m = 1$ number of functions.
- $n = 3$ variables → **3-to-8 decoder**

or using truth table.
 $x\bar{z} \rightarrow x y \bar{z}$ or $x \bar{y} \bar{z}$
 110 100

- One function → **One OR gate**
- Solution: Convert f to SOM format

هكذا يكون جوابي (1) ونرفنا ما هو ال minterms.


$f = x\bar{z}(y + \bar{y}) + \bar{x}y(z + \bar{z}) = xy\bar{z} + x\bar{y}\bar{z} + \bar{x}yz + \bar{x}y\bar{z}$

$f(x, y, z) = \sum m(2, 3, 4, 6) \rightarrow$ **4-input OR gate**

Decoder is a Minterm Generator

من كذا
 ترتيب

least significant digit
 most significant digit



Example 2


Example 2

- Implement function f using decoder and OR gate:

$$f(w, x, y, z) = \sum_m (0, 4, 8, 11, 12, 14, 15)$$

- $n = 4$ variables \rightarrow 4-to-16 decoder
- One function with 7 minterms \rightarrow One 7-input OR gate

- Notes* *
- If number of minterms is greater than $\frac{2^n}{2}$, then design for complement F (\bar{F}) and use NOR gate instead of OR to generate F



* أمثلاً قد يكون الـ Function يحتوي على أكثر من نصف الـ (minterms) أي أن عددهم كبير ولا يجوز جعلهم على (15: minterm) فإن F تحتوي على (7: minterm) بأفضل شكل الـ (inverter) (OR gate) (NOR gate) وذلك لأن عدد الـ (inputs) (gate) (NOR) أفضل (inverter) (OR gate) (NOR gate) وذلك لأن عدد الـ (inputs) (gate) (NOR) أفضل

أو نأخذ product of maxterms ونضع نخل بالانجليزية (and) لهم بدنياً
نخل (NOR) (maxterm) Chapter 3 inverter

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

* لو كان عننا (2 functions) وبختلوا في عدد ال inputs

Example 3

صيت ان (w) لا تؤثر في
(minterms) قيمة ال
(function) بال
(الناقص)

لنحل ال (function) مع (W+W) [الحدائق] ونكتب ال (minterms) لكلا ال امراتين ببلالة العدد الأكبر من المتغيرات.

Implement functions C and S using decoder and OR gates:

صياح يأتي
السؤال
بالسند

n = 3 variables → 3-to-8 decoder


Two function → Two OR gates

Solution:

C = $\sum_m(3,5,6,7)$ → 4-input OR gate

S = $\sum_m(1,2,4,7)$ → 4-input OR gate

X	Y	Z	C	S	
0	0	0	0	0	m ₀
0	0	1	0	1	m ₁
0	1	0	0	1	m ₂
0	1	1	1	0	m ₃
1	0	0	0	1	m ₄
1	0	1	1	0	m ₅
1	1	0	1	0	m ₆
1	1	1	1	1	m ₇



* نرى متى يكون ال Function
 $1 = \leftarrow C$
 $1 = \leftarrow S$
 ونكتبه كشكل مجموعة minterms
 ونوصلهم بـ (OR gate)


Example 5

- Implement function F using 3-to-8 decoder, AND gate and (4) inverters: $F(A, B, C) = \sum_m(1,3,5,7)$ $\begin{matrix} \swarrow 4 \text{ minterms.} \\ \searrow 4 \text{ maxterms.} \end{matrix}$

- Solution with 5 inverters:

$\sum_m F$ $\xrightarrow{\text{د}}$ $\prod_M \bar{F}$
 $\sum_m F = \prod_M \bar{F}$
 $\prod_M \bar{F} = \sum_m F$


$(\bar{F}) = \sum_m(0,2,4,6)$
 as a sum of minterms



- Solution with 4 inverters:

$F(A, B, C) = \prod_M(0,2,4,6)$

$F \rightarrow \prod_M(0,2,4,6)$



Encoding (one input = 1)
 $m \rightarrow$ inputs / $n \rightarrow$ outputs.


decoder (one output = 1)
 $n \rightarrow$ inputs / $m \rightarrow$ outputs.

- **Encoding:** the opposite of decoding - the conversion of an m -bit input code to a n -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called **encoders**
- An encoder has 2^n (or fewer) input lines and n output lines which **generate the binary code corresponding to the input values**
 inputs $\rightarrow D \rightarrow$ Data.
 outputs $\rightarrow A \rightarrow$ Address.
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears


كود ال (input) الذي يحتوي على (1)
 رقم (index) ورقمته (q) في المخرجات (output)

2-to-1 Encoder & 4-to-2 Encoder

D_1	D_0	A
0	0	Invalid Input
0	1	0 (decimal)
1	0	1 (decimal)
1	1	Invalid Input




$$A = D_1 \cdot \overline{D_0}$$



(a) *input (1) بل input سوال*

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


output بل decimal



$$A_0 = D_1 + D_3$$

$$A_1 = D_2 + D_3$$

على (1) انقسم (2) على (3) الباتي و الباتي by default (a)




8-to-3 Encoder (Octal-to-Binary Encoder)

8-to-3 Encoder (Octal-to-Binary Encoder)

كتابة تحويل من octal ← binary

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1




(A) index كاتج (A) * لعمال bit التي ترتبها نفس ال يكون صوابا

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

صحيح يكون (A2) (A1) (A0) لعمال صوابا truth table



Priority Encoder

⊛ If more than one input value is 1, then the encoder just designed does not work

▪ One encoder that can accept all possible combinations of input values and produce a meaningful result is a **priority encoder**

يعطى الأولوية للرقم له ستروك معينة

▪ Among the 1s that appear, it selects the most significant input position (or the least significant input position) containing a 1 and responds with the corresponding binary code for that position

• **High priority encoder** gives priority for the input whose value is 1 and has the highest subscript

يعطى الأولوية للرقم الأكبر لدين عند (1) بال

• **low priority encoder** gives priority for the input whose value is 1 and has the lowest subscript

يعطى الأولوية للرقم الأقل ليكون عنده (1) بال input

- If all inputs are 0's, what happens?
 - Define an output (V) to encode whether the input is valid or not
 - When all inputs are 0's, V is set to 0 indicating that the input is invalid, otherwise V is set to 1

وظيفة ال (Valid) فقط له لمتعة يا زما كان ال function كمال "مفروضه".

وكون لا تعلم كم وصوت output = 1

4-to-2 Low Priority Encoder

4-to-2 Low Priority Encoder

# of Minterms/ Rows	D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
2 ⁰ = 1	0	0	0	0	X	X	0
2 ³ = 8	X	X	X	1	0	0	1
2 ² = 4	X	X	1	0	0	1	1
2 ¹ = 2	X	1	0	0	1	0	1
2 ⁰ = 1	1	0	0	0	1	0	1


(a)

$A_0 = D_1 \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$
 $A_0 = \overline{D_0} (D_1 + D_3 \overline{D_2} \overline{D_1})$
 $A_0 = \overline{D_0} (D_1 + D_3 \overline{D_2})$
 $A_0 = D_1 \overline{D_0} + D_3 \overline{D_2} \overline{D_0}$

$A_1 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$
 $A_1 = \overline{D_1} \overline{D_0} (D_2 + D_3 \overline{D_2})$
 $A_1 = \overline{D_1} \overline{D_0} (D_2 + D_3)$
 $A_1 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_1} \overline{D_0}$

$V = D_3 + D_2 + D_1 + D_0$

* valid bit = 0 . when all inputs are (0)
 * valid bit = 1 . when one or two or more than input = (1)



$A_2 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$ (simplification theorem)
 $A_2 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_1} \overline{D_0}$

4-to-2 High Priority Encoder

لدى ال Truth table كى ال low priority بالترتيب

يعطى priority ال input الذي رقمه اعلى

#_of_Minterms/ Rows	D_3	D_2	D_1	D_0	A_1	A_0	V
1	0	0	0	0	X	X	0
1	0	0	0	1	0	0	1
2	0	0	1	X	0	1	1
4	0	1	X	X	1	0	1
8	1	X	X	X	1	1	1

high priority

$$A_0 = D_3 + \overline{D_3} \overline{D_2} D_1$$

$$A_0 = D_3 + \overline{D_2} D_1$$

$$A_1 = D_3 + \overline{D_3} D_2$$

Simplification theorem.

$$A_1 = D_3 + D_2$$


$$V = D_3 + D_2 + D_1 + D_0$$

valid bit equation.

$$V = \overline{D_3} + \overline{D_2} + \overline{D_1} + \overline{D_0}$$

000 (0)
001 (1)
010 (2)
011 (3)
عزما
بني عندنا
(A0)
Normal decoder
بني عندنا (A0)
بني عندنا (A1)
بني عندنا (V)

(a) To write the equation
Don't need to make the whole (T.T). If we have a 4-to-2 high priority encoder and we want the equation for:



Valid = $V = D_3 + D_2 + D_1 + D_0$

$A_0 = D_1 \overline{D_2} \overline{D_3} + D_3$ simplification theorem $\rightarrow D_1 \overline{D_2} + D_3$

$A_1 = D_2 \overline{D_3} + D_3 \rightarrow D_2 + D_3$

5-input Priority Encoder

$2^2 = 4$ not 5 x $2^3 = 8$ - 2

5-input Priority Encoder

$2^2 = 4$ not 5 X $2^3 = 8$ → أقل عدد لازم

- Priority encoder with 5 inputs (D_4, D_3, D_2, D_1, D_0) - highest priority to most significant 1 present - Code outputs A_2, A_1, A_0 and V where V indicates at least one 1 present

No. of Min-terms/Row	Inputs					Outputs			
	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0	V
1	0	0	0	0	0	X	X	X	0
1	0	0	0	0	1	0	0	0	1
2	0	0	0	1	X	0	0	1	1
4	0	0	1	X	X	0	1	0	1
8	0	1	X	X	X	0	1	1	1
16	1	X	X	X	X	1	0	0	1

الازم يكون ايمتر
عشان يكون ال
(one) الذي تيلج
Priority هو اعلى

(inputs) ال
الفرديت هي ال
تكون A_0 لها
 D_0, D_3 وهي ال
و مسبقا
priority كتر ال
(D) القوية ال
complemental.

- X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

5-input Priority Encoder Cont.

حل (encoder) من ال (inputs) يسمح بمشيه مثلاً 2³ = 8

3 إلى 8

3 إلى 6

3 إلى 7

6 إلى 2

4 إلى 9

4 إلى 12

4 إلى 13

4 إلى 16

32 = 2⁵

5 إلى 30

5 إلى 32

5 إلى 16

Could use a K-map to get equations, but can be read directly from table and manually optimized if careful:

$$A_2 = D_4 \quad (\text{1000})$$

$$A_1 = \bar{D}_4 D_3 + \bar{D}_4 \bar{D}_3 D_2 = \bar{D}_4 (D_3 + D_2)$$

$$A_1 = \bar{D}_4 D_3 + \bar{D}_4 D_2$$

$$A_0 = \bar{D}_4 D_3 + \bar{D}_4 \bar{D}_3 \bar{D}_2 D_1 = \bar{D}_4 (D_3 + \bar{D}_2 D_1)$$

$$A_0 = \bar{D}_4 D_3 + \bar{D}_4 \bar{D}_2 D_1$$


$$V = D_4 + D_3 + D_2 + D_1 + D_0$$

Selecting


Multiplexers (MUX) (Data Selectors)

لا يوجد فيه (2-n) دقة اختيار وتعمل (select) وحدة (input) وتظهر على (output)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs (S_{n-1}, \dots, S_0) called selection inputs, 2^n information inputs (I_{2^n-1}, \dots, I_0), and one output Y
- A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires



دائماً (one output) * ال (decoder) يكون ال output له يساوي ال (address) التي له (1) خيار (binary) * ينشأ ال (mux) يكون ال output له هو الذي يتناظر ظهوره



2 to 1-Line MUX

2-to-1-Line MUX

تعتبر ال (select line) بمنى ال (inputs) وهو الذي يحدد من ال (المخرجات) التي سيتم تفعيلها على ال (المخرجات)

- Since $2 = 2^1$, $n = 1$
- The single selection variable S has two values:
 - $S = 0$ selects input I_0
 - $S = 1$ selects input I_1

The equation:

$$Y = \bar{S}I_0 + SI_1$$

The circuit:



S	I_1	I_0	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$y = I_0$ when $S = 0$
 $Y = I_0$
 selected (I_0)

$y = I_1$ when $S = 1$
 $Y = I_1$
 selected (I_1)

S	Y
0	I_0
1	I_1

		I_1	
S	0	0	1
	1	0	1



4-to-1-Line MUX

- Since $4 = 2^2$, $n = 2$
- There are two selection variables ($S_1 S_0$) and they have four values:
 - $S_1 S_0 = 00$ selects input I_0
 - $S_1 S_0 = 01$ selects input I_1
 - $S_1 S_0 = 10$ selects input I_2
 - $S_1 S_0 = 11$ selects input I_3

The equation:


$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

*اضداد اظلاما
دوسرا*

Short truth table

بند (4) inputs 11 MS 22

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3





Design a 4-to-1-line MUX Cont. using only

- 1. $n=2$ number of select lines.
- 2. 2-to-4-line decoder
- 3. 4 2-input AND gates
- 4. 4-input OR gate

In General if we are building (2^n) to 1 mux we will use the following components:-

- ① n to 2^n decoder.
- ② $2^n - 2$ input AND Gates.
- ③ 2^n - input OR Gate.

* رقم استخدام ال (decoder) في (design) ال (mux) ال (نوع) ال (عدد) ال (Gates)



2^n - 2 input and gate

2^n - input OR gate

4 - input and gate

4 - input OR gate

Homework


Homework

▪ Implement 8-to-1-Line MUX and 64-to-1

MUX:

* $n=3$. * 8-input OR gate
 * 3 to 8 decoder.
 * 8 - 2 input AND gates
 * $n=4$. * 16-input OR gate.
 * 4 to 16 decoder.
 * 16 - 2 input AND gates
 * n = select lines.

- How many select lines are needed?
- Decoder size? n to 2^n decoder.
- How many 2-input AND gates are needed? 2^n - 2 input AND gates
- What is the size of the OR gate? 2^n - input OR gate.








Multiplexer Width Expansion

عدد ال (bits) ل (output) = عدد ال (bits) ل (inputs)

Select "vectors of bits" instead of "bits"

Example: 4-to-1-line quad multiplexer

ال bits
قيم 2, 3
من بين
(1, 0)
ال (bits) عدد
من (0, 1)




عدد ال (select lines)
 عدد ال (inputs) ل (select lines)
 ال (width) ل (bits) ل (width)

Multiplexer Width Expansion Cont.

- Can be thought of as four 4-to-1 MUXes:

quad 4 to 1 mux.
 ↓
 4-bits.



لرفع العدد y الى
 قيمة 5 (2-bit)
 نستخدم 2 select lines
 S1
 S0
 نفس ال (input) من فوق مع
 القيمة (Value) من فوق مع

Other Selection Implementations


منه الطريقة
 Tri-state buffers
 الساتية تقسم

Three-state logic (3 state buffers) (Tri-state buffers).

الجداول بالصفحة ونعمل الشكل من العين
 It is 4 to 1 MUX

because we have S_0
 2 select lines and 4 inputs

S_1	S_0	Y
0	0	$I_0 \quad y=I_0$
0	1	$I_1 \quad y=I_1$
1	0	$I_2 \quad y=I_2$
1	1	$I_3 \quad y=I_3$



نبدأ الرحلة من العين (أخر السرعة)

تم نزيد تحديد ال Enable الذي يتحكم ال (select line) most significant digit

تم تبدأ نكتب ال inputs ال buffer ونجد أن ال يكون على buffer آخر
 غلطة! مكان ال (bubble) انتبه لأن ال عند I_2/I_0




Building Large MUXes from Smaller Ones

Building Large MUXes from Smaller Ones

- 4-to-1 MUX using three 2-to-1 MUXes


علمنا الآن خداع (2) مخرجين
2 to 1 MUXes



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

- 6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX

صعودين (4) أو (4) (4) (6) مخرجين
3 select lines
لأنه (2)
لا يكفي (4) $2^2 = 4$
بسبب (8) $2^3 = 8$



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

هوا الزم في (S1) وقته (S0) لأن قيمته (0) $2^3 = 8$

الأعداد من (0) إلى (3) ونفسه نفس القيمة السابقة

ال (S2) كل من (0) على قيمة معينة و...
Chapter 3 47
قيمة (S) 0


Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that $X = A$. However, Y and Z are more complex
- Two functions (Y and Z) $\rightarrow m = 2$
- 3 variables ($A, B,$ and C) $\rightarrow n = 3$
- Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
 - connecting $A, B,$ and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

Gray Code ABC	Binary Code XYZ
000	000
001	001
010	011
011	010
100	111
101	110
110	100
111	101

Gray to Binary Code Cont.

Gray to Binary Code Cont.



width 3 bits (A = X) (ب)
 (2 bits ← 3 bits) د.

Combinational Logic Implementation - Multiplexer Approach 2

لتصغير (MUX)

- Implement any m functions of n variables by using:

- An m -wide $2^{(n-1)}$ -to-1-line multiplexer لتصغير
- A single inverter if needed ← (MUX) و (inverter) ←

▪ Design:

الأسهل للبناء. Find the truth table for the functions

- Based on the values of the most significant $(n-1)$ variables, separate the truth table rows into pairs
- For each pair and output, define a rudimentary function of the least significant variable $(0, 1, X, \bar{X}) \rightarrow$
- Connect the most significant $(n-1)$ variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
- Use the inverter to generate the rudimentary function \bar{X}

Example 1

الأسهل للبناء. Find the truth table for the functions ← the relation.

Example 1

لأننا نريد معرفة استخراج Function بدلالة the relation.

* لو كان (2 select lines) يعني (A, B) وضع جدول Function بدلالة (C, D) ونضيف تأخذ 4 مداخل مع 4 مخرجات

The select lines


- Implement the following function using a single MUX and an inverter (if needed) based on Approach 2 :

$$F(A, B, C, D) = \sum_m (1, 3, 4, 10, 13, 14, 15)$$

Solution:

- Single function $\rightarrow m = 1$
- 4 variables $\rightarrow n = 4 \rightarrow 8\text{-to-1 MUX}$
- Fill the truth table of F

ولكن استخدام (4 for) ولكن سنحتاج لـ logic gates أكثر ليس فقط زيادة (inverter) عليه



A	B	C	D	F	
0	0	0	0	0	F = D
0	0	0	1	1	
0	0	1	0	0	F = D
0	0	1	1	1	
0	1	0	0	1	F = D
0	1	0	1	0	
0	1	1	0	0	F = 0
0	1	1	1	0	
1	0	0	0	0	F = 0
1	0	0	1	0	
1	0	1	0	1	F = D-bar
1	0	1	1	0	
1	1	0	0	0	F = D
1	1	0	1	1	
1	1	1	0	1	F = 1
1	1	1	1	1	

constant

implement a circuit to convert from

Example 2: Gray to Binary Code (3-bits)

inputs Gray Code ABC	output (3function) Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z
000 (0) ₁₀	000	Y = 0	Z = C
001 (1) ₁₀	001		
010 (2) ₁₀	011	Y = 1	Z = \bar{C}
011 (3) ₁₀	010		
100 (4) ₁₀	111	Y = 1	Z = \bar{C}
101 (5) ₁₀	110		
110 (6) ₁₀	100	Y = 0	Z = C
111 (7) ₁₀	101		

* 3 Functions:
A, B, C

X(A, B, C)

Y(A, B, C)

Z(A, B, C)

* لكي نستعمل ال

تحت (implementation)

كتابة ال (T.T)


بالترتيب الصحيح.

Gray to Binary Code Cont.

the variables and functions to the multiplexer

Gray to Binary Code Cont.

- Assign the variables and functions to the multiplexer inputs:




- Note that Approach 2 reduces the cost by almost half compared to Approach 1 approach (2) is better than approach (1)

Demultiplexer (DMUX)

- Opposite of multiplexer
- Receives one input and directs it to one from 2^n outputs based on n-select lines
- Example: 1-to-2 DMUX

MUX عكس الـ DMUX
 (input) على (output) في الـ DMUX
 الـ (select) lines تظهر
 الـ (input) على (I) في الـ DMUX
 الـ (select) lines تظهر
 الـ (output) على (Q₀) في الـ DMUX
 الـ (select) lines تظهر
 الـ (output) على (Q₁) في الـ DMUX





$Q_0 = \bar{S}I$
 $Q_1 = SI$

S	I	Q ₁	Q ₀
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

عندما يكون الـ (input) على (I) في الـ DMUX، يظهر قيمته على (Q₀) و (Q₁) في الـ DMUX. (output) في الـ DMUX.

▪ **DMUX ≡ Decoder with Enable**



(1 to 2 decoder with enable)



1-to-4 DMUX

- $Q_0 = \bar{S}_1 \bar{S}_0 I$
- $Q_1 = \bar{S}_1 S_0 I$
- $Q_2 = S_1 \bar{S}_0 I$
- $Q_3 = S_1 S_0 I$

$S_1=0$
 $S_0=0$
 تعلق ال input على Q_0
 ونفسه

S_1	S_0	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

* بعوض على (width-Expansion)
 بزيادة عدد ال bits
 ال inputs وال outputs
 وعدد ال select lines
 يبقى ثابت لعدد ال inputs.
 ال عدد ال (inputs)



* ال (width-Expansion)
 ال DMUX/MUX
 ال تطبيق ال
 ال Encoder / Decoder

Rayhaed Jaber.

Logic and Computer Design Fundamentals

Chapter 4 – Arithmetic ^{operation} Functions

العمليات الحسابية
← addition
↓ subtraction.


Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc.

(Hyperlinks are active in View Show mode)

Block Diagram of an Iterative Array

تکرار



Example: $n = 32$ Total number of cells is (n) .

- Number of inputs = $32 * 2 + 1 + 1 = 66$
- Truth table rows = 2^{66}
- Equations with up to 66 input variables
- Equations with huge number of terms
- Design impractical!

number of bits in the inputs: $A \ B \ X \ Y$
 $n \ n \ n \ n$
 $= 2n+2$ total number of bits

Iterative array takes advantage of the regularity to make design feasible

مجموعه ال (cells)
 مستبوكين مع بعض

* Functional Blocks: Addition ^{على الجمع}

■ Binary addition used frequently

■ Addition Development:


① Half-Adder (HA): a 2-input bit-wise addition functional block

② Full-Adder (FA): a 3-input bit-wise addition functional block

③ Ripple Carry Adder: an iterative array to perform vector binary addition

Functional Block: Half-Adder (HA)

- A 2-input, 1-bit width binary adder that performs the following computations:



X	0	0	1	1
$+ Y$	$+ 0$	$+ 1$	$+ 0$	$+ 1$
C	S	0	1	1
$=$	$=$	0	1	1
		<small>carry</small>	<small>Sum</small>	<small>carry</small>

$1 + 1 = (2)_{10}$

$(\overset{2}{1} \overset{1}{0})_2 = (2)_{10}$

- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a sum bit (S) and a carry bit (C)
- The half adder can be specified as a truth table for S and C \Rightarrow

<small>(inputs)</small>		<small>(outputs)</small>	
X	Y	C	S
$0 + 0$	0	0	0
$0 + 1$	0	0	1
$1 + 0$	0	0	1
$1 + 1$	1	1	0

Logic Simplification and Implementation: Half-Adder

- The K-Map for S, C is: $2^2 = 4$ sized K-map.

the sum (S) output = 1 when X=1 or Y=1 (or) 1's.


(Sum) $S = X \cdot Y + X \cdot \bar{Y} = X \oplus Y$

	Y	
	0	1
X	1	3

	Y	
	0	1
X	2	1

(Carry) $C = X \cdot Y$ → the boolean for X and Y → both X and Y should be (1) so the output (C) would be (1)

- The most common half adder implementation is:



Functional Block: Full-Adder

- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a sum bit (S) and a carry bit (C).

ال (HA) يأخذ قيمتين فقط.
 بيانا ال (FA) له 3 مقادير
 ← قمتين inputs
 ال carry bit من ال input السابق.

- For a carry-in (Z) of 0, it is the same as the half-adder:

Z	0	0	0	0
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	00	01	01	10

- For a carry-in (Z) of 1:

نثبت قيمة (Z) ونأخذ مقادير
 (Y, X) احتمالات

Z	1	1	1	1
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	01	10	10	11

1+1=(3)₁₀
~~1+1~~=(1)₂

carry Sum

Logic Optimization: Full-Adder

Full-Adder Truth Table:

Full-Adder K-Map:

the implement for (XOR) gate $X \oplus Y \oplus Z$

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

odd function

There number of ones must be (odd) $< \frac{1}{2}$ or majority

S	Y	
	0	1
X	0 ₀	1 ₁
Z	1 ₄	0 ₅

C	Y	
	0	1
X	0 ₀	1 ₁
Z	1 ₄	1 ₅

$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ \quad C = XZ + XY + YZ$$

Function:

The S function is the three-bit XOR function (Odd Function):

$$S = X \oplus Y \oplus Z$$

The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:

$$C = XY + (X \oplus Y)Z$$




Implementation: Full Adder

Implementation: Full Adder

(XOR) gate 2-input . معروف
 AA : and/ xor كترى
 (inputs) تقسالت

We need 2 XOR gates (2-inputs) و 2 (odd) (xor) function



$FA = HA + HA$



$S = X \oplus Y$
 $C = X \cdot Y$
 $S = X \oplus Y \oplus Z$
 $C = (X \cdot Y) \cdot Z$
 $FA = (X \cdot Y) \cdot Z + X \cdot Y$

The carry would be:

Carry. another implementation as a majority function




- (2) XOR gates
- (3) 2-input and gates
- (1) 2-input OR gate.

4-bit Ripple-Carry Binary Adder

هذه هي كل FA
يعتمد على القيمة من الذي قبله.

RCA

- A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



أقل أهمية
(least significant)

يكون ابدال
أول FA
ب (HA) لأنه
ال (carry) له
دائماً = 0
يكون ال (Adder) هنا
صحيح (2 bits)
only

Unsigned Subtraction

- When we subtract one bit from another, two bits are produced: **difference bit (D)** and **borrow bit (B)**

		(Carry) ^{بيل}			
(M) ← X	0	1	0	0	0
(N) ← Y	-0	-1	-0	-1	-1
B D	<u>0 0</u>	<u>1 1</u>	<u>0 1</u>	<u>0 0</u>	
		B = D	B = D	B = D	

Algorithm:

- Subtract the **subtrahend (N)** from the **minuend (M)**

If **no end borrow occurs**, then $M \geq N$ and the result is a **non-negative number and correct**

If **an end borrow occurs**, then $N > M$ and the difference $(M - N + 2^n)$ is subtracted from 2^n , and a minus sign is appended to the result

بيل كان ال borrow
= مفرظ نظر على
الرقم الكبير - الصغير

= borrow كان ال
- نظر على الرقم من

$$2^n (M - N + 2^n) = -(N - M)$$

* عندما يكون الناتج
يطلع عادي برون استعمل
ال (borrow) يكون الناتج
النتائي صحيح و ان (M < N)

لا نتنا استعملنا
نقلنا بونا
B = D

وزن ال
(borrow)

Unsigned Subtraction

$$M - N + 2^n$$

Examples: $2^n - (M - N + 2^n) = 2^n - M + N - 2^n = \boxed{N - M}$

<p>لا يوجد اقتراض (borrow)</p> $\begin{array}{r} 0 \\ 1001 \\ - 0111 \\ \hline 0010 \end{array}$ <p>(9)₁₀ (7)₁₀ (2)₁₀</p>	<p>تأخذ ما الخارج (borrow)</p> $\begin{array}{r} 1 \\ 0100 \\ - 0111 \\ \hline 1101 \end{array}$ <p>4 = 16 2 = 64</p>	<p>بقتار</p> $\begin{array}{r} 1 \\ 10011 \\ - 11110 \\ \hline 110101 \end{array}$ <p>32 n = 5</p>	<p>2ⁿ - 32</p> $\begin{array}{r} 0 \\ 10010110 \\ - 01100100 \\ \hline 00110010 \end{array}$ <p>1000000₂ 1000000₁₀</p>	<p>تذوقها capital كيفية صحيح وضع أمعا (-) ←</p> $\begin{array}{r} 1 \\ 01100100 \\ - 10010110 \\ \hline 11001110 \end{array}$ <p>100000000₂ 100000000₁₀</p>
<p>لا يوجد (borrow) ضارحة لتي (M > N) إذا الناتج الذي قطع معاً صواباً إلى الصحيح.</p>	<p>بقتار ضارحة n = 5</p> $\begin{array}{r} 1 \\ 100000 \\ - 1101 \\ \hline (-) 0011 \end{array}$	<p>بقتار ضارحة n = 5</p> $\begin{array}{r} 1 \\ 10101 \\ - 10101 \\ \hline (-) 01011 \end{array}$	<p>بقتار ضارحة أخرى.</p> $\begin{array}{r} 110101 \\ - 110101 \\ \hline (-) 00110010 \end{array}$	<p>بقتار ضارحة أخرى.</p> $\begin{array}{r} 11001110 \\ - 11001110 \\ \hline (-) 00110010 \end{array}$

we always ignore the second carry bit.

$$\begin{array}{r} 1100 \\ - 1001 \\ \hline 0101 \end{array}$$

Unsigned Subtraction (continued)



Unsigned Subtraction (continued)

(D) 2's complement

- The subtraction $2^n - D$ is taking the 2's complement of D
- To do both unsigned addition and unsigned subtraction requires:
 - Addition and Subtraction are performed in parallel and Subtract/Add chooses between them

- Quite complex!
- **Goal:** Shared simpler logic for both addition and subtraction

- Introduce complements as an approach



Complements (2 Types of complements)

For a number system with radix (r), there are two complements:

- **Diminished Radix Complement**

- Famously known as $(r-1)$'s complement

- Examples:

- 1's complement for radix 2 (binary system)

- 9's complement for radix 10 (decimal system)

- For a number (N) with n -digits, the diminished radix complement is defined as:

- $(r^n - 1) - N$

- **Radix Complement**

- Famously known as r 's complement for radix r

- Examples:

- 2's complement in binary

- 10's complement in decimal

- For a number (N) with n -digits, r 's complement is defined as:

- $r^n - N$, when $N \neq 0$

- 0, when $N = 0$

Diminished Radix Complement

- If N is a number of n -digits with radix (r) , then

نقلنا الى

$$N + (r-1)'s \text{ complement of } N = \underbrace{(r-1)(r-1)(r-1) \dots (r-1)}_{n\text{-digits}}$$

digit(n) عدد (r-1) لعدد $(r-1)^n - N$

- The $(r-1)$'s complement can be computed by subtracting each digit from $(r-1)$

- Example: Find 1's complement of $(1011)_2$ (binary = base = $(2 = r)$)

radix $r=2, n=4$ عدد bits \rightarrow So we know that we need diminished radix complement.

• Answer is $(2^4 - 1) - (1011)_2 = (0100)_2$

• Notice that $(1011)_2 + (0100)_2 = (1111)_2$ which is $(2-1)(2-1)(2-1)(2-1)$

$(1111)_2 = (1111)_2 - (1011)_2 = (0100)_2 = (4)_{10}$ 4-digits

- Example: Find 9's complement of $(45)_{10}$

• $r = 10, n = 2$

• Answer is $(10^2 - 1) - (45)_{10} = (54)_{10}$

• Notice that $(45)_{10} + (54)_{10} = (99)_{10}$ which is $(10-1)(10-1)$ 2-digits

- Example: Find 7's complement of $(671)_8$

• $r = 8, n = 3$

• Answer is $(8^3 - 1) - (671)_8 = (106)_8$

• Notice that $(671)_8 + (106)_8 = (777)_8$ which is $(8-1)(8-1)(8-1)$ 3-digits

$n(r-1) \rightarrow$
 $(777)_8 - N = (Answer)_8$
 $r-1 = 7$
 $n = 3$

* لل complement (1's complement) تكون كل (bit) من 0 الى 1 او 1 الى 0 فقط بدل ما نوجد كل مرة قيمة الرقم حسب الطرق التي نراها خاصة في

هذا الرقم يطرح من عدد 10 (decimal) (binary)

* الطريقة ال صفة

$(r-1)(r-1)$ ناقصه الرقم المعطى بالسؤال

Binary 1's Complement

* هي عبارة عن أخذ كل (bit) وعكسها
من (0 ← 1) و (1 ← 0) أي نعمل
complement لكل (digit)

- For $r = 2$, $N = 01110011_2$, $n = 8$ (8 digits):

$$(r^n - 1) = 256 - 1 = 255_{10} \text{ or } 11111111_2$$

- The 1's complement of 01110011_2 is then:

$$\begin{array}{r} 11111111 \\ - \underline{01110011} \\ 10001100 \end{array}$$

$$(0110011)_2 \rightarrow (1001100)_2$$

- Since the $2^n - 1$ factor consists of all 1's and since $1 - 0 = 1$ and $1 - 1 = 0$, the one's complement is obtained by complementing each individual bit (bitwise NOT)

Binary 2's Complement للمعاملة (خاصة)

- For $r = 2$, $N = 01110011_2$, $n = 8$ (8 digits), we have:
 - $(r^n) = 256_{10}$ or 100000000_2

The 2's complement of 01110011 is then: $2^n - N$.

الطريقة الأصلية
* بحسب (2's complement) واللا
عكس ال bits (1 ← 0)
نخرج بالاضرب له (1)

$$\begin{array}{r} 100000000 \\ - 01110011 \\ \hline 10001101 \end{array} \quad (10001101)_2 + 1 = (10001101)_2$$

Note the result is the 1's complement plus 1, a fact that can be used in designing hardware

Remember the 2's complement of $(000..00)_2$ is $(000..00)_2$

Complement of a complement restores the number to its original value:

The Complement of complement $N = 2^n - (2^n - N) = N$

(4bits) $(0000)_2 \rightarrow 2's$
complement $(1111)_2 + 1 \rightarrow$
ignores it (0000)
لذلك نفس عدد ال (digits)
(N=0) يعني ال عدد (0)
عكس ال Complement

Alternate 2's Complement Method

Alternate 2's Complement Method

- Given: an n -bit binary number, beginning at the least significant bit and proceeding upward:
 - Copy all least significant 0's
 - Copy the first 1
 - Complement all bits thereafter

دائماً عرطه من جولة نبدأ من اليمين (اليمين)

* زور على أول bit قيمها (1)

- 2's Complement Example:

10010100

- Copy underlined bits:

100

- and complement bits to the left:

01101100

complement

أول (1) اعترفت طريقتا من ما بعدها نفس

تبعه عكاسه
نفسه
كروما نجد أول (1)

تفسیر (Logic Addition) نرید استقامه فری عمل (Logic Subtraction)

Subtraction with 2's Complement

- For n -digit, unsigned numbers M and N , find $M - N$ in base 2:

- Add the 2's complement of the subtrahend N to the minuend M :

$$M - N \rightarrow M + (2^n - N) = M - N + 2^n$$

2's complement of N رجوع بجمع

- If $M > N$, the sum produces end carry 2^n which is discarded; and from above, $M - N$ remains

- If $M < N$, the sum does not produce end carry, and from above, is equal to $2^n - (N - M)$ which is the 2's complement of $(N - M)$

- To obtain the result $-(N - M)$, take the 2's complement of the sum and place a "-" to its left

الانعداد مرتبة كبر-صغير
 اذا كان الناتج يكون صحيح
 borrow
 Carry = 1
 لم نستخرجها
 Carry = 0
 borrow = 0
 Carry = 0
 borrow = 1

$M - N + 2^n \rightarrow$ كسب ال 2
 2's complement
 م ناقص
 كالتالي (-) الناتج

Unsigned 2's Complement Subtraction Example:

Unsigned 2's Complement Subtraction Example: (M > N)

Find $01010100_2 - 01000011_2$

(logic subtraction) \ominus باستخدام عملية طرح عادية. (logic Addition) \oplus عملية طرح باستخدام
 (borrow =) ال (التكرية) 1 01010100 نوع (2's complement) له
 وال (Carry = 0) 01010100 تم عكس البايت ونعكس البايت لها
 وإذا $M > N$ $- 01000011$ 2's comp $\oplus 10111101$ نجم
 والبايت الأول طبع معنا 00010001 ال carry = 1 في البايت السابق
 صحيح ولا يحتاج لأي تعديل بأن ال borrow = 0 ال ignored صالة (0)

The carry of 1 indicates that no correction of the result is required

(logic Addition) \oplus باستخدام $2^{\text{س}}$ ال رقم البايت ونكون ال carry = 1
 أي أن ال borrow = 0 ال complement
 باستخدام (logic Subtraction) \ominus عملية طرح العدد M (الأكبر) - العدد N (الأصغر)

Unsigned 2's Complement Subtraction Example: (M < N)


Find $01000011_2 - 01010100_2$

$$\begin{array}{r}
 \begin{array}{c} \text{1 = borrow} \\ \text{Carry = 0} \end{array} \\
 \begin{array}{r}
 01000011 \\
 - 01010100 \\
 \hline
 01110111
 \end{array}
 \xrightarrow{\text{2's comp}}
 \begin{array}{r}
 01000011 \\
 + 10101100 \\
 \hline
 11101111
 \end{array}
 \xrightarrow{\text{2's comp}}
 \begin{array}{r}
 11101111 \\
 + 00010001 \\
 \hline
 00010001
 \end{array}
 \end{array}$$

Subtraction logic (M-N) وطرقه من (2's)
 1) أخذ ناتج الطرح (M-N) وطرقه من (2's)
 2) ثم أخذ ناتج الإشارة
 3) سلبية أو ايجابية
 4) addition logic
 5) أخذ ناتج الـ 2's complement
 6) (N)
 Computer Design Fundamentals, 4e
 © 2004 Pearson Education

The carry of 0 indicates that a correction of the result is required

Result = $\ominus(00010001)$



2's Complement Adder/Subtractor for Unsigned Numbers

أرجع للسلايد السابقة بالأضيق عند فريد
 (a ripple carrier) / Add عن / ط 11 Sub مقاصد / مة وسعة

2's Complement Adder/Subtractor for Unsigned Numbers


أرجع للسلايد السابق بالأسفل عن طريق إضافة 1 إلى ناتج مكمل الـ 1 (a ripple carry) / Add 1 to the result of 1's complement.

Subtraction can be done by addition of the 2's Complement

1. Complement each bit (1's Complement)
 2. Add 1 to the result
- The circuit shown computes $A + B$ and $A - B$:

Subtract ($S = 1$): $A - B = A + (2^n - B) = A + \bar{B} + 1$

- The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C_0




If $C_4 = 1$ ($A \geq B$): correct result

If $C_4 = 0$ ($A < B$): result = $2^n - (B - A)$

- Use 2's complement logic OR
- Use Adder/Subtractor again with:
 - $A = 0$
 - $B = 2^n - (B - A)$

Add ($S = 0$): $A + B$

B is passed through unchanged



عملية نقل البتات
 block (2's comp) وتتميز
 $X \oplus 0 = X$
 $X \oplus 1 = \bar{X}$

using the same hardware to implement the 2's comp
 Add ($S = 0$): $A + B$
 subtraction: $A + \bar{B} + 1$
 4-bit ripple carry adder
 2 to 1 MUX (4bit)
 Zern!
 sub/add
 (block) ال (block) ال (block) ال

Signed Integers (الأرقام مع الإشارة)

موجبة ←
سالبة ←

- **Positive numbers and zero** can be represented by unsigned ***n*-digit, radix *r*** numbers. **We need a representation for negative numbers**
- To represent a sign (+ or -) we need exactly one more bit of information (1 binary digit gives $2^1 = 2$ elements which is exactly what is needed).
- Since computers use binary numbers, by convention, the most significant bit is interpreted as a sign bit.

$$s a_{n-2} \dots a_2 a_1 a_0$$

where:

$s = 0$ for Positive numbers

$s = 1$ for Negative numbers

and $a_i = 0$ or 1 represent the magnitude in some form

Signed Integer Representations

- **Signed-Magnitude:** here the $(n - 1)$ digits are interpreted as a positive magnitude

• $\text{Max} = +(2^{n-1} - 1)$ → أكبر رقم موجب

• $\text{Min} = -(2^{n-1} - 1)$ → أصغر رقم سالب

- Two representation for zero (i.e. ± 0)

$-6 \Rightarrow \begin{matrix} 1110 \\ (-6) \end{matrix}$

$\begin{matrix} 0000 = +0 \\ 1000 = -0 \end{matrix}$

- **Signed-Complement:** here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:

- **Signed 1's Complement:** Uses 1's Complement Arithmetic

▪ $\text{Max} = +(2^{n-1} - 1)$

▪ $\text{Min} = -(2^{n-1} - 1)$

- Two representation for zero (i.e. ± 0)

العدد مظهره مثل (8) نأخذها (8) (Comp) (-8) نأخذها (8)

0110

$(+6)$

we need -6.

- **Signed 2's Complement:** Uses 2's Complement Arithmetic

▪ $\text{Max} = +(2^{n-1} - 1)$

▪ $\text{Min} = -2^{n-1}$

- Single representation for zero

$\begin{matrix} 8421 \\ 0110 \end{matrix} \xrightarrow{2's\ comp} -6 = 1010$

$\begin{pmatrix} 1001 \\ (-6) \end{pmatrix}$

n=4 bits
 $+2^3 - 1 = +7$
 $-2^3 = -8$

Signed Integer Representation Example

- $r = 2, n = 3$

Number	Signed-Magnitude	1's Complement	2's Complement
+3	011	011	011
+2	010	010	010
+1	001	001	001
+0	000	000	000
-0	100	111	000
-1	101	110	111
-2	110	101	110
-3	111	100	101
-4	----	----	100

- Represent the number -9 using 8-bits

- Sign-Magnitude = 10001001 $(\overset{7}{0} \overset{6}{0} \overset{5}{0} \overset{4}{0} \overset{3}{1} \overset{2}{0} \overset{1}{0} \overset{0}{1}) \rightarrow +9 \rightarrow$ بزرگ
bit
(sign) bit
- 1's complement = 11110110 تساوی
قطر
- 2's complement = 11110111 most significant bit.

2's Complement Signed Numbers

2's Complement Signed Numbers

- Signed 2's complement is the most common representation for signed numbers

عند حساب 2's comp للعدد السالب يرجع موجب.

- Focus of the course

وكذلك عند حساب 2's comp للعدد الموجب يصعب سالب.

- For any n-bit 2's complement signed number $(b_{n-1}b_{n-2}b_{n-3} \dots b_2b_1b_0)$, the decimal value is given by

$$\text{Value} = (-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$$

المركبة قبل الأخرى
قيمة مفارز (وزنهم)
مجموع كل bits
الضلالة
وزن البتة * (سالب) لأنها تكون (1)
وزن البتة * (موجب) لأنها تكون (0)

- Example: What is value of the 2's complement number $(100111)_2$?

$$\text{Value} = -2^5 \times 1 + 7 = -25$$

0 1 1 0 0 1
5 4 3 2 1

$$16 + 8 + 1 = 25$$

بوك
قيمة تم نفتح
سالب

Signed-2's Complement Arithmetic

■ Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

■ Subtraction: $A + (-B)$ ^{عكس الإشارة} _{عن طريق الـ 2's comp} $= A + \bar{B} + 1$

- Form the complement of the number you are subtracting
- Follow the same rules for addition
- $A - B = A + (-B) = A + (\bar{B} + 1)$

Signed 2's Complement Addition

(8 bit addition)

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (+13) \quad 00001101 \\
 \hline
 00010011 \quad (+19)
 \end{array}$$

نتيجة عادية
+19

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (+13) \quad 00001101 \\
 \hline
 100000111 \quad (+7)
 \end{array}$$

نتيجة صح عادية
+7

$$(11111010) = -6$$

Carry-out is ignored (سواء)
لأنه لا يملكه addition

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (-13) \quad 11110011 \\
 \hline
 11111001 \quad (-7)
 \end{array}$$

نتيجة عادية
2's comp
لأنه لا يملكه

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (-13) \quad 11110011 \\
 \hline
 111101101 \quad (-19)
 \end{array}$$

حسب الطريقة
2's comp
لأنه لا يملكه

Carry-out is ignored

$$\begin{array}{r}
 +13 \\
 14 \quad 13 \quad 12 \quad 11 \quad 10 \quad 9 \quad 8 \quad 7 \quad 6 \quad 5 \quad 4 \quad 3 \quad 2 \quad 1 \\
 00001101 \rightarrow (11110011) = -13
 \end{array}$$

Logic and Computer Design Fundamentals, 4e
© 2004 Pearson Education, Inc.
-128 + القيمة / أو الطريقة: 2's comp
الأنزلة الموجبة
00000111 → (+7)
ولفعل الأنزلة

Signed 2's Complement Subtraction

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad (-) \quad \overline{1110011} \quad \text{2's comp.} \\
 \hline
 (+13) \quad 11111001 \quad (-7)
 \end{array}$$

Handwritten notes: "ذریعہ ہوں" (source) and "صحت پر ہے" (is correct).

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 - \quad (+) \quad \overline{11110011} \\
 \hline
 \boxed{1}11101101 \quad (-19)
 \end{array}$$

Carry-out is ignored

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 - \quad (+) \quad \overline{00001101} \\
 \hline
 (-13) \quad 11111001 \quad (+19)
 \end{array}$$

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 - \quad (+) \quad \overline{00001101} \\
 \hline
 \boxed{1}00000111 \quad (+7)
 \end{array}$$

Carry-out is ignored

2's Complement Adder/Subtractor for Signed Numbers

Subtraction can be done by addition of the 2's Complement

1. Complement each bit (1's Complement)
2. Add 1 to the result

The circuit shown computes $A + B$ and $A - B$:

Subtract ($S = 1$): $A - B = A + (2^n - B) = A + \bar{B} + 1$


- The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C_0

Add ($S = 0$): $A + B$

- B is passed through unchanged

Same Hardware for Signed and Unsigned numbers

2's complement addition






Overflow Detection

- In computers, the number of bits is fixed (محدد)
- Overflow** occurs if $n + 1$ bits are required to contain the result from an n -bit addition or subtraction

* صفي الحالة
الوسيلة لا
unsigned
في حالة ال
(addition)
فإن يكون له

Unsigned number overflow is detected from the **end carry-out** when **adding** two unsigned numbers

- Overflow is **impossible** for unsigned subtraction



$1 + 2^n = 4 + 2 = (20)_{10}$

- Signed number overflow** can occur for:
 - Addition of two operands with the same sign
 - Subtraction of operands with different signs

حيث أن ال (n) bits للنتيجة (S)
لا تكون لتتم بعد عملية الجمع
للحدين المتضمين.

Signed-number Overflow Detection

- Signed number cases with carries C_n and C_{n-1} shown for correct result signs:

cout	0	0	1	1	1	1	تظفر الأخر (الأنوية) قطة -
cin	0	0	1	1	1	1	
	0	0	1	1	1	1	
	+	0	-	0	+	1	
	0	0	1	1	1	1	


No overflow X

- Signed number cases with carries shown for erroneous result signs (indicating overflow):

cout	0	1	1	0	1	0	اضلاف C_n و C_{n-1}
cin	0	1	1	0	1	0	عنه ال (overflow=)
	0	0	1	1	1	0	وآليه بال (XOR gate)
	+	0	-	0	+	1	
	1	1	0	0	0	0	

overflow

- Simplest way to implement signed overflow is: $V = C_n \oplus C_{n-1}$



Signed-number Overflow Examples

- 8-bit signed number range between: -128 to $+127$ (2's complement)

$$\begin{array}{r}
 (+70) \ 01000110 \\
 + \quad + \\
 (+80) \ \underline{01010000} \\
 \quad \quad 10010110 \ (-106) \\
 V = C_7 \oplus C_8 = 1 \oplus 0 = 1
 \end{array}$$

$$\begin{array}{r}
 (-70) \ 10111010 \\
 + \quad + \\
 (-80) \ \underline{10110000} \\
 \quad \quad 101101010 \ (+106) \\
 V = C_7 \oplus C_8 = 0 \oplus 1 = 1
 \end{array}$$

$$\begin{array}{r}
 (+70) \ 01000110 \\
 - \quad + \\
 (-80) \ \underline{01010000} \\
 \quad \quad 10010110 \ (-106) \\
 V = C_7 \oplus C_8 = 1 \oplus 0 = 1
 \end{array}$$

$$\begin{array}{r}
 (-70) \ 10111010 \\
 - \quad + \\
 (+80) \ \underline{10110000} \\
 \quad \quad 101101010 \ (+106) \\
 V = C_7 \oplus C_8 = 0 \oplus 1 = 1
 \end{array}$$

Other Arithmetic Functions


- Incrementing . تزيانة بمقدار معين
- Decrementing . نقصان بمقدار معين
- Multiplication by Constant
- Division by Constant
- Zero Fill and Extension

Zero Fill

- **Zero fill:** filling an m -bit operand with 0s to become an n -bit operand with $n > m$
- Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end
- **Example: 11110101 filled to 16 bits**
 - MSB end: 000000011110101 (Zero Extension)
 - LSB end: 1111010100000000

(Zero's) (MSB)
MSB side
significant
digit
MSB

Introduction to Sequential Circuits



Combinatorial Logic

Next state function (N.S):

① Next State = $f(\text{Inputs, State})$

② OR Next State = $f(\text{State})$

Output function (Mealy) (a.f.l)

Outputs = $g(\text{Inputs, State})$

Output function (Moore)

Outputs = $g(\text{State})$

Output function type depends on specification and affects the design significantly

هذا يعني ان
يجب ان يتغير
الحال في كل
مرحلة لا
output
يكون
لا يتغير
التشابه
Next state
f(input, state)

يعني ان
function
of the
state or
state + inputs

الوقت هو

Types of Sequential Circuits


▪ Depends on the times at which:

- storage elements observe their inputs, and
- storage elements change their state

Flip
Flop

← **Synchronous** (clock signal) لا يعتمد على ال

بوقت معين تتغير ال (Storage elements)

- Behavior defined from knowledge of its signals at discrete instances of time  (clock signal) (ساعة).
- Storage elements observe inputs and can change state only in relation to a timing signal (clock pulses from a clock)
- Simple to design but slow

latches ←

← **Asynchronous** لا يتغير بوقت معين.

- Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change
- Complex to design but fast

Storage Elements

↳ latches :-
↳ flip-flops :-

- Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch
- Storage elements: Latches and Flip-flops (FFs)
- Latches and FFs differ in:
 - * • Number of inputs
 - * • Manner in which the inputs affect the binary state
- Latch:
 - Asynchronous (المتزامن بتوقيت معين)
 - Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

(Flip-flops) ^{made of} ~~contains~~ ^{from} (latches).


(simplest) Basic (NOR) SR Latch

using (NOR) gates:

(Signal active high)
أي أن ال signal تكون بارتفاع
عندما تكون ال (input) على ال (1)

Cross-coupling two NOR gates

R	S	Q	\bar{Q}	Comment
0	0	Q	\bar{Q}	Hold, no change
0	1	1	0	Set
1	0	0	1	Reset
1	1	0	0	Not allowed (unstable)




Time sequence behavior:

S = 1, R = 1 is forbidden as input pattern

Time	R	S	Q	\bar{Q}	Comment
hold	0	0	?	?	Stored state unknown (hold)
	0	1	1	0	"Set" Q to 1 (hold)
	0	0	1	0	Now Q "remembers" 1 (hold)
	1	0	0	1	"Reset" Q to 0 (hold)
	0	0	0	1	Now Q "remembers" 0 (hold)
	1	1	0	0	Both go low
	0	0	?	?	Unstable!

Timing Waveform of NOR SR Latch

Timing Waveform of NOR SR Latch




Basic (NAND) $\overline{S}\overline{R}$ Latch (signal active low)

ال (Signal) تو، بویفتیا عندما تكون ال input عليها (0)

- Cross-coupling two NAND gates
- Active low inputs

\overline{R}	\overline{S}	Q	\overline{Q}	Comment
0	0	1	1	Not allowed
0	1	0	1	reset (set) Reset
1	0	1	0	set (reset) Set
1	1	Q	\overline{Q}	Hold, no change



لا تحتاج لزجاج ال reset عال سريع 0 اذا ال reset هو (s) فيكون set يعني ال reset

R=1
S=0
منفصلا ال reset ال reset ال reset

- Time sequence behavior:

- $\overline{S} = 0, \overline{R} = 0$ is forbidden as

Time

Time	\overline{R}	\overline{S}	Q	\overline{Q}	Comment
	1	1	?	?	Stored state unknown
	1	0	1	0	"Set" Q to 1
	1	1	1	0	Now Q "remembers" 1
	0	1	0	1	"Reset" Q to 0
	1	1	0	1	Now Q "remembers" 0
	0	0	1	1	Both go high
	1	1	?	?	Unstable!

عكس ال (T.T) ال (ال reset)

$\overline{S} \Rightarrow 1=0$
 $\overline{R} \Rightarrow 0=1$

$\overline{S}, \overline{R} \rightarrow \text{reset (Q=0, Q-bar=1)}$


1	1	?	?	Unstable!
---	---	---	---	-----------

Clocked SR Latch (Pulse-triggered Latch)


(SR NAND / SR NOR) تعديل على ال

- The operation of the basic NOR and basic NAND latches can be modified by providing a control input (C) that determines when the state of the latch can be changed
- Adding two **AND** gates to basic **SR latch OR**
- Adding two **NAND** gates to **SR basic latch**

C	R	S	Q	Q̄	Comment
0	x	x	Q	Q̄	Hold, no change
1	0	0	Q	Q̄	Hold, no change
1	0	1	1	0	Set
1	1	0	0	1	Reset
1	1	1			Not allowed




- Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high
- C means "control" or "clock"



Clocked SR Latch (continued)


- The Clocked SR Latch can be described by a table:



current (Q) $Q(t)$	S	R	Next state $Q(t+1)$	Comment
0	0	0	0	No change
0	0	1	0	Clear Q (Reset)
0	1	0	1	Set Q
0	1	1	???	Indeterminate (not allowed)
1	0	0	1	No change
1	0	1	0	Clear Q
1	1	0	1	Set Q
1	1	1	???	Indeterminate

- The table describes what happens after the clock [at time $(t+1)$] based on:


- current inputs (S,R) and
- current state $Q(t)$




Clocked SR

D Latch (التعديل لحل مشكلة ال not allowed)

- Adding an inverter (بدل (2-inputs) R) to the S-R Latch, gives the D Latch:
- Note that there are no "indeterminate" التحالفات states! (Not allowed) مشكلة ال



The graphic symbol for a D Latch is:




C	D	Q	Q̄	Comment
0	x	Q	Q̄	Hold, no change
1	0	0	1	Reset
1	1	1	0	Set

حسب ال clock
 hold
 حسب ال clock
 change
 set ← (D)
 reset ← (D̄)

وعبارة (D̄/D)


تستحيل أن يكونوا (1) مع بعض بعض
 الوقت بالتالي تم حل مشكلة ال (not allowed).

Variations of Clocked SR and D Latches



+ve pulse-triggered SR latch


$C=0 \rightarrow \text{Hold}$
 $C=1 \rightarrow \text{Change}$



+ve pulse-triggered D latch


$C=0 \rightarrow \text{hold}$
 $C=1 \rightarrow \text{change}$

Logic and Design Fundamentals, 4e
 PowerPoint Slides



-ve pulse-triggered SR latch

$C=0 \rightarrow \text{Change}$
 $C=1 \rightarrow \text{Hold}$




-ve pulse-triggered D latch

$C=0 \rightarrow \text{change} \rightarrow (D)$
 $C=1 \rightarrow \text{hold}$

Chapter 5 Part 1 14

SR Master-Slave Flip-Flop


- Consists of two clocked SR latches in series with the clock on the second latch inverted



- The input is observed by the first latch with $C = 1$ → because (C)
- The output is changed by the second latch with $C = 0$ → because (\bar{C})
- The path from input to output is broken by the difference in clocking values ($C = 1$ and $C = 0$)

Timing diagram for SR Master-Slave Flip-Flop


* هذا ال (block) يتغير فقط عند ال (falling edge)



Master-Slave Flip-Flop Problem

○ catching
 ⊙ 1 catching

- S and/or R are permitted to change while C = 1
- Chances of 0s or 1s catching




* كان مبروقين زيل على عامل (hold) او (Zero)

wrong output should have been 0

0s Catching



* من شرط أن يبين دائماً أنة حدث (catching) (1/0) : يمكن بعدى ال (catching) مرتين ويصبح
 الناتج النهائي يكون صحيح.



Edge-Triggered D Flip-Flop

الحل في مسأله
ال (latching) 0/1


The edge-triggered D flip-flop is the same as the master-slave D flip-flop



- It can be formed by:
 - Replacing the first clocked SR latch with a clocked D latch or
 - Adding a D input and inverter to a master-slave SR flip-flop
- The 1s and 0s catching behaviors are not present with D replacing S and R inputs
- The change of the D flip-flop output is associated with the negative edge at the end of the pulse
- It is called a negative-edge triggered flip-flop

No 1s catching in the edge-triggered D Flip-Flops

المعرفة ال (puls) التي سجل عليها التغيير. تعمل ال (master) على ال (positive) وال (negative) slave في ال (puls) ال



Positive-Edge Triggered D Flip-Flop

- Formed by adding inverter to clock input

عشان يكون ال (master) على 0
وال (slave) على 1 = clock


تأخر فكرة ال (delay) انه يلا يكون لربنا في لحظة على ال (two blocks) = 1

يقولنا ال (two blocks) active at the same time.

- Q changes to the value on D applied at the positive clock edge


ال (master) على 0 = clock
وال (slave) على 1 = clock

ال (positive edge triggered master slave)




- Our choice as the standard flip-flop for most sequential circuits

Standard Symbols for Storage Elements



Latches: (Asynchronous)

كل ما تغير ال (input)
تغير القيمة المخزنة على
ال (output)




Master-Slave:

Postponed output indicators

يرد على أنه يعمل
(negative puls) على ال (c)
يرد على أنه (Master-slave) SR-flip flop
O/1 catching.


master: +ve puls
slave: -ve puls



Edge-Triggered:



Dynamic indicator

يرد على أنه (separate electronic circuit) خاصة



Direct Inputs

- At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation
- This initialization is often done outside of the clocked behavior of the circuit, i.e., asynchronously
- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization
- For the example flip-flop shown




active low
 (S, R)

- 0 applied to R resets the flip-flop to the 0 state
- 0 applied to S sets the flip-flop to the 1 state

Direct inputs

والمغتنمة بعلو (initializing) لك (flip flops) من بظوره قبة ابة الية


لو كان لدينا عدد كبير من (FF) متوصلين مع بعضنا بعضا (R/S) عنشان نغير كلهم قبة اشراية هتتة كالتالي:



لكين تكون قتيوم الاشراية جميعا (R=0, S=0) و اذا تربع كل (FF) بعل حسب قبة (D) الخاصة به برفع (R=0, S=0)

D flip-flop with active-low direct inputs :

ال (direct inputs) اتوي من ال (clock) طوال ما هتتة (active) ديون ال (output) بتتغير عليهم فقط ولو كانا من active بصر ال (D/C) بتتغير على ال (D/C)




Direct inputs		S	R	C	D	Q	Q'
active	0	1	X	X	X	1	0 (Set)
	1	0	X	X	X	0	1 (Reset)
	1	1	↓	0	0	0	1 (حسب قبة D)
		↑	↑	1	1	1	0 (حسب قبة D)

negative edge triggered.

both not active

Active high direct inputs:


لو كان ال (R/S) ال (clock) بتتغير على ال (D/C) بتتغير على ال (D/C)



S	R	C	D	Q	Q'
0	1	X	X	0	1
1	0	X	X	1	0
0	0	↑	0	0	1
0	0	↑	1	1	0

positive edge triggered.

Timing diagram of A SR Master-Slave Flip-Flop



لأن عمل ال (clock) يوجد
 للزلاخ نمانت نظر لل
 (positive edge) وذلك حسب:

Slave
 Master

Slave active

Master active

Master active

hold
 not allowed => unstable?

0's catching
 1's catching


Slave out

* في سؤال: هل صحت في هذا ال (form) كيف تعرف: بالكافي تنظر في ال (clock) على ال (positive edge) وتقرأ في ال (Q) و ترى متى تحتل القيمة - يكون على catch 0/1
 (Zero's or ones catching)

5-4 Sequential Circuit Analysis

Consider the following circuit:

- What does it do?
- How do the outputs change when an input arrives?



Sequential Circuit Model

General Model

حالي: Q *
current state.


الذي يلي: D *
next state.

Combinational logic
إلى قسمة *

Inputs
عن ال output
(OFL)

next state
next state
(NSL)


- Current or Present State at time (t) is stored in an array of flip-flops.
- Next State is a Boolean function of State and Inputs.
- Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).



Previous Example (from Fig 5-15)

Previous Example (from Fig. 5-15)

- Input: X
- Output: Y
- State: Present/Current States $(A(t), B(t))$
Example: $(AB) = (01), (10)$
- Next State:
 $(D_A(t), D_B(t))$
or $= (A(t+1), B(t+1))$



Is this a Moore or Mealy machine?

← (Output) ← وهو (y) ← وهو اقتراحان في ال (mealy) (state و input) لذي هو

لذي هو اقتراحان في ال (mealy) (input) لذي هو وهو (x) وهو ال (input) لذي هو (mealy)

Step 1: Input and output equations

- Boolean equations for the inputs to the flip flops:

- $D_A = AX + BX$

- $D_B = \bar{A}X$

- Output Y


- $Y = \bar{X}(A + B)$

- Also can be written as

- $A(t+1) = D_A = A(t)X + B(t)X$

- $B(t+1) = D_B = \bar{A}(t)X$

- $Y = \bar{X}(A(t) + B(t))$



Step 2: State Table

(Truth Table) بـشبه

ولكن
بمختلف الترتيب
شوي

- The state table: shows what the *next state* and the *output* will be as a function of the present state and the input:

Inputs of the combinational circuit Outputs of the table

فقط الترتيب (٢٢)

Inputs of the combinational circuit		Outputs of the table	
Present State	Input	Next State	Output

part I

part II

- The State Table can be considered a truth table defining the combinational circuits:

على شكل
Truth Table

- the inputs are *Present State* and *Input*,
- and the outputs are *Next State* and *Output*

State Table For The Example

and the outputs are Next State and Output

State Table For The Example

- For the example: $A(t+1) = A(t) \oplus B(t)$
 $B(t+1) = A'(t)$
 $Y(t) = X'(B(t) + A(t))$

* نلاحظ أن كل (row) يعطي transition من حالة لـ حالة أخرى أي نستعملين state أو state of state و state أو يجوز أن نبقى بال state نفسها من شرط الانتقال

Inputs of the table Outputs of the table

Present State		Input	Next State		Output
A(t)	B(t)	X	A(t+1)	B(t+1)	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

2^m rows
(2^{m+n}) rows

* m: no. of flip-flops (DB)
 * n: no. of inputs (X)

كيفية قراءة row
 نقول لو كنا في row
 (current state)
 (0,0) ووجدنا
 على input الـ (X)
 (0) فتكون الـ
 next state أي
 (0,0) نبقى بنفس الـ state
 و الجواب أن الـ output
 يكون = 0

تبع الاضداد
 نقسم على 2
 $(T, T) \rightarrow 2^3 = \frac{8}{2} = \frac{4}{2} = 2$

خذ رقم من فلات الـ equation التي كتبتهم
 بالقوية بقية الـ inputs وهكذا

* $\frac{d}{dt}$: $m=3$: \rightarrow use the Alternate state table and the state table to make it (implement it):

m : State elements: A, B, C.
 n : inputs: X, Y.
 Outputs: F, G.

State Table

(مختصر)
 expansion in two dimensions.

1-dimensional table) can become quite lengthy (m=no. of flip-flops; n=no. of inputs)

2-dimensional table has the present state in the

* One dimensional state table

A B C	X Y	D(A) D(B) D(C) F G
0 0 0	0 0	
0 0 0	0 1	
...	...	
1 1 1	1 1	

2⁵ = 32 rows

* Two dimensional state table

inputs		next state		
A	B	D(A)	D(B)	D(C)
		X=0 Y=0	X=1 Y=0	X=0 Y=1

2³ = 8 rows

لا نعرف كيف نقرأ منه المعلومات
 يجب بالاعتبار بس و شئو نل سلكه


و نكتب في الجدول من اليمين لليسار
 equations
 و في (00) و (01) و (10) و (11)
 input = 1
 state J
 2^m
 X=0
 state J
 ليس

current state	next state		Output	
	A(t+1)	B(t+1)	X=0 Y	X=1 Y
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

Step 3: State Diagrams

بعد ال
State table.

- The sequential circuit function can be represented in graphical form as a state diagram with the following components:




- A circle with the state name in it for each state
- A directed arc from the Present State to the Next State for each state transition → (تغير)
- A label on each directed arc with the Input values which causes the state transition, and
- A label:
 - In each circle with the output value produced, or
 - On each directed arc with the output value produced.

State Diagram Convention


Moore Machine:

input (x)

to next state



Example:





Moore type output depends only on state

Mealy Machine:

input (x) output (y)

In/out



Mealy type output depends on state and input

State Diagram For The Example

Graphical representation of the state table:

$2^n = \text{outgoing arrows}$

output و next state (state) \rightarrow (input) \rightarrow

$x=0/y=0$


state(0) $\rightarrow 2^n = 2^1 = 2$

لكي نعرف أن الركنه صح وكامله
بعد الركنه بالامتحان: كل ركن كل state
يطلع منها عدد أسس 2^n صحت
عدد ال inputs: n

state	output
S0	00
S1	01
S2	10
S3	11

Meady design: \rightarrow output

Present State	Input	Next State	Output
A(t) B(t)	x(t)	A(t+1) B(t+1)	v(t)
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0



تفضل أن يكون ال (index)
صورتقه الرقم ال binary
في حالة تسمية ال (state)

قائمة ال (diagram) هو تسجل قراءة ال (system)

لدينا 4 حالات (states)

كيف عرفنا ال (mealy) لأن ال output يتغير بتغير ال (input)

Example 2

- Derive the state table and state diagram for the sequential circuit:

* inputs : x, y . (2)

* outputs : Z . (1)

it's fine to have the output as same as the current state.

$A = Z \rightarrow$ current state = output.

\rightarrow number of flipflops we have.

* the state : A .


* the next state : $D(A)$.

\rightarrow Writing the Equations:-

① input equation: $D(A) = x \oplus y \oplus A$.

② output equation: $Z = A \rightarrow$ a Moore design.

inputs x, y of function of the state A output Z



* one dimension state table:-

present state	inputs	next state	output
A	x, y	D(A)	Z (Z=A)
0	0 0	0	0
0	0 1	1	0
0	1 0	1	0
0	1 1	0	0
1	0 0	1	1
1	0 1	0	1
1	1 0	0	1
1	1 1	1	1

odd function $x \oplus y \oplus A$

Example2 Cont.

State Table:


$2^2 = 4$ columns

Preset State A(t)	Next State				Z
	XY = 00	XY = 01	XY = 10	XY = 11	
A(t+1)	A(t+1)	A(t+1)	A(t+1)	A(t+1)	
0	0	1	1	0	0
1	1	0	0	1	1

عدد (XOR) \rightarrow *
 ones زوجي الجواب (1)
 * عدد ال ones زوجي
 الجواب (0)
 $2^1 = 2$ columns

output
 فقط بتغير على
 ال (A) ال
 لا بتغير على ال
 inputs (XY)
 كيفية عدد و ادر

State Diagram:



Example 3

دليل مارتنيم (Marvin) و لاداعه (كتابة) $x=1, x=0$ output و input بين لفضل x على السطر رفع (buple slash) $x=1, x=0$

Derive the state table and state diagram for the sequential circuit:



- * inputs: x
- * state elements: A, \bar{A}, B, \bar{B}
- * output: y

Equations:- $y = \overline{\bar{A} \cdot \bar{B} \cdot x} = A + B + x$

Flipflop: $D(A) = (\bar{A} \cdot x) \oplus \bar{B}$

Flipflop: $D(B) = B \oplus A$


present state	inputs	next state	outputs
A B	x	D(A), D(B)	Y
0 0	0	1 0	0
0 0	1	0 0	1
0 1	0	0 1	1
0 1	1	1 1	0
1 0	0	1 0	1
1 0	1	0 0	0
1 1	0	0 0	1
1 1	1	1 1	0



State Name	State Value
S0	00
S1	01
S2	10
S3	11

Example 4 [we will use an SR (Master Slaved) Flip flops]

Derive the state table and state diagram for the sequential circuit:



* نلاحظ انّ ال (inputs) ال (0/1) catching
 * نلاحظ انّ ال (inputs) ال (0/1) catching
 * نلاحظ انّ ال (inputs) ال (0/1) catching

* Write the inputs/outputs equation for this sequential circuit:-

(2-input equations) ال (Flip flop) ال *

The input Equations:-

$$S(A) = X \cdot \overline{Q_A}$$

$$R(A) = \overline{X} + Q_A \rightarrow \text{است؟} \quad X \cdot \overline{Q_A} = \overline{X} + Q_A$$

$$S(B) = Q_B + \overline{Q_A} = \overline{Q_B} \cdot Q_A$$

$$R(B) = \overline{Q_B} + \overline{Q_A}$$

The output Equations:

$$y(t) = y = \overline{Q_A} \cdot \overline{Q_B} + X$$

(Meady design)
 output ال always input ال

Example 4 Cont.



لم يكن موجوداً (Dff)
 زمينه لل (SRff) وقت
 التأثير في قيمه الجوال
 next state

تكون (Dff)
 ال (D) قيمها من ال next state
 سينا (SRFF) يعتمد على
 ال Value ال (SR)
 (hold) $S=0, R=0, S=1, R=1$


State Table

2 flipflops
 2 state elements:

Present State Q_A, Q_B	Input X	S_A, R_A Reset	S_B, R_B Reset	Next State $Q_A(t+1), Q_B(t+1)$	Output Y(t)
00	0	01	01	00	0
00	1	10	01	10	1
01	0	01	01	00	0
01	1	10	01	10	1
10	0	01	10	01	1
10	1	01	10	01	1
11	0	01	01	00	0
11	1	01	01	00	1



State Diagram:




Exercise: Derive the state diagram of the following Circuit (The last Example - important).


Logic Diagram:

Moore or Mealy?

What is the reset state?



نقطة ال (switch) / نقطة
 قيمة ابتدائية لكل FF ولون
 صفر في فتح ال (switch)
 فبداً يفتح كل صمد ال
 (FF) المتعلق به
 مسبوقين عليه ال
 (Reset)



و يعمل على ال (active low)
 (active low)
 (active low)
 (active low)

Step 1: Flip-Flop Input Equations

- Variables
 - Inputs: None
 - Outputs: Z
 - State Variables: A, B, C
- Initialization: Reset to (0,0,0)
- Equations
 - $A(t+1) = BC$
 - $B(t+1) = B'C + BC' = B \oplus C$
 - $C(t+1) = A'C'$

× كتابته ال (Equations) (inputs) :

$$\begin{aligned} D(A) &= B \cdot C & D(B) &= \bar{A} \cdot C \\ D(B) &= (\bar{B} \cdot C) + (B \cdot \bar{C}) = B \oplus C \end{aligned}$$

× output Eqn. : (Moore) $Z = A'$ لا يعتمد على ال (inputs)


× ملاحظة: لا يوجد أي external input لهذه العبدون

Step 3: State Diagram

(state table) ↗

Start from the reset state

عادي قسمة ال (state) هو تغير بيوت ما يكون
 في (input) ونبراه داتا من عند ال
 ← initial state ← (Reset)
 ← (000)
 Reset active
 (state) نبراه ال (000)




ABC	A+B+C'	Z
0 0 0	0 0 1	0
0 0 1	0 1 0	0
0 1 0	0 1 1	0
0 1 1	1 0 0	0
1 0 0	0 0 0	1
1 0 1	0 1 0	1
1 1 0	0 1 0	1
1 1 1	1 0 0	1

the system won't use them in the normal path but if something went wrong they will be used.

Are all states used? Which ones?

5-5 Sequential Circuit Design



Formulation: Finding a State Diagram


- In specifying a circuit, we use states to remember meaningful properties of past input sequences that are essential to predicting future output values.

Binary inputs
يكون من

- As an example, a sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurrence.


شعير صحت
بالمتغيرين و هو مفيد
نحتاج للعقار على
القيمة السابقة
لأنه يهتافنا
الحالة التالية.

- Next, the state diagram, will be converted to a state table from which the circuit will be designed.



Sequence Detector Example: 1101

Sequential design system:-
 ← mealy → Moore.



Input X: 00111001101011011010011110111
 Output Z: 00000000001000010010000000100

Handwritten notes: "overlapping sequence" with arrows pointing to the overlapping '1101' patterns in the input and output. "sequence : 1101" is written at the end of the output line.

Handwritten note: "تتداخل بعضها بعضا من الـ 1101" (Some 1101s overlap).
 (output = 1) ننتج 1

Overlapping sequences are allowed

If the sequence is (0011):
 input x: 00111001101011011010011110111
 output z: 000000000000000000000000000000

نقود لخو سل


الرسمة (state diagram)

اي جدول (state table)

عادي قراءة او فهم

present state	inputs (x)	next state	outputs
S ₀ 00	0	S ₀ (00)	0
S ₀ 00	1	S ₁ (01)	0
S ₁ 01	0	S ₀ (00)	0
S ₁ 01	1	S ₂ (10)	0
S ₂ 10	0	S ₃ (11)	0
S ₂ 10	1	S ₂ (10)	0
S ₃ 11	0	S ₀ (00)	0
S ₃ 11	1	S ₁ (01)	1

0797770608




يجب ان يكون ال (states) ال (binary bits) لكي بقدر ال Equations وال gates ابسطه من ضروري
واننا لكل (state) ان يكون له (binaries) من غير ان يكون ال (states) لاننا
لدينا (4 states) $\begin{cases} S_0 \\ S_1 \\ S_2 \\ S_3 \end{cases}$ اي كل عدد من (1) الى (2) هو (2) bits

state encoding $\left. \begin{array}{l} S_0 = 00 \\ S_1 = 01 \\ S_2 = 10 \\ S_3 = 11 \end{array} \right\}$

7 52 = 11

* توريد رسم ال (design) بعد ما غلنا ال (k-maps) .:



أو تجيب الإرسال
من الخلف .

(k-map) ال (DB) *

(DB) ال

	B			
	0	1	0	0
A	1	0	1	0

X لا تجيب!

$$DB = \bar{A}\bar{B}X + AB\bar{X} + ABX$$

(k-map) ال (Z) *

output ال B

	B			
	0	0	0	0
A	0	0	1	0

$$Z = AB\bar{X}$$

$$G \text{ For } (DA) = 7$$

$$G \text{ For } (DB) = 12$$


$$G \text{ For } (Z) = 3$$

$$\text{Total } G = 22$$

Reset active high → puppe (1)

Reset active low → puppe (0)

* The state diagram as a Moore Machine:-



0797770608

State table

Present state	input	next state	output.
S0 (000)	0	000	0
S0 (000)	1	001	0
S1 (001)	0	010	0
S1 (001)	1	010	0
S2 (010)	0	011	0
S2 (010)	1	010	0
S3 (011)	0	000	0
S3 (011)	1	100	0
S4 (100)	0	000	0
S4 (100)	1	010	0

We have (5 states)
So, we need at least (3) bits.

Size of the table
 $2^4 = (16)$

$$D(QA) := QA^+$$

unused states.

		QC	
	0	0	0
	0	0	1
QA	0	0	0
	0	0	0

mml(x)

$$QA^+ = DQA = \bar{QA} QB QC X$$

$$D(QB) := QB^+$$

		QC	
	0	0	1
	1	1	0
QA	0	0	0
	0	1	0

$$QB^+ = QA QB QC X + \bar{QA} QB \bar{QC} + \bar{QA} \bar{QB} QC X$$

0797770608

$$D(QC) := QC^+$$

		QC	
	0	1	0
	1	0	0
QA	0	0	0
	0	0	0


$$QC^+ = \bar{QA} QB \bar{QC} X + \bar{QA} \bar{QB} QC X$$

Z :-

	0	0	0	0
	0	0	0	0
	0	0	0	0
	1	1	0	0

$$Z = QA QB \bar{QC}$$

the logic diagram-




state 5 / state 6 / state 7

(unused)

0797770608

up / down counters-



$x=1, y=0 \rightarrow$ down counter.


$x=0, y=1 \rightarrow$ up counter.

2 \rightarrow inputs $(x, y) \rightarrow$ state (S)
 (y) conditions (شروط)
 . س (شروط) س =


0797770608

(1-input) ~~state table~~ (state table) (J&K) :- (UP counter) \otimes

Present state $Q_1 Q_0$	Inputs X	next state $Q_1 Q_0$	no outputs
00	0	00	The state = the output.
00	1	01	
01	0	01	
01	1	10	
10	0	10	
10	1	11	
11	0	11	
11	1	00	



$$DA = A\bar{B} + AB\bar{X} + \bar{A}BX$$



$$DB = \bar{B}X + B\bar{X}$$

-B (K-map) \otimes

For the sequential circuits-

analysis: التحليل

Design: التصميم

... خطوات العمل ...

① نكتب المعادلات .
 $y = \text{output}$
 $DA = \text{next states}$
 $DB = \dots$

① يكون لدينا Specification (word description)

② نرسم (state table) ولقبح الاقوال فيه كالاتي
present inputs + states

② رسم منه ال (state diagram)

③ نقل منه ال (state table)

④ نقل (K-maps) لـ (output) و
DA (next state)
DB

0797770608

⑤ نرسم (State diagram) حسب ال design

mealy
moore

⑥ نبدأ من (logic diagram) نصل ال State diagram

⑤ نجمع ونكتب ال equations ولا نهم يكونوا Optimized (مختصرين / مبسطين)

⑦ بعد ال (Equations) نرسم ال (gates) التي لدينا بالمعادلات .
نبدأ من state diagram ← نصل ال logic diagram

counter ١١ ⊗

إذا كان يوجد 2-inputs.

Exercise

up counter:
 بعد من أصغر رقم لأكبر رقم يعود المدمرة ثانية.

down counter:
 بعد من أكبر رقم لأصغر رقم يعود المدمرة ثانية.


2bit counter →

مثال
 0 → 3

X 0 1
 0 0 1
 1 0 1
 لا يتغير
 (بمجرد ضغط
 بنفس القيمة)

down counter.

- Use (D Flip-Flops) design a counter that counts 00,01,10,11,00,01,10,11, ..etc. (11), the maximum value.
- The counter also has an input x such that the counter pauses if x=0 and proceeds to the next state if x=1.



x=0
 لا يتغير الحالة
 (لا زلت في نفس الحالة)
 (أي لا يتغير)

Present State $Q_1 Q_0$	Next State	
	X=0 $Q_1^+ Q_0^+$	X=1 $Q_1^+ Q_0^+$
00	00	01
01	01	10
10	10	11
11	11	00

	Q_1	Q_0
Q_0^+	0 1 3 1 2	
X	4 1 5 7 6 1	
	Q	
	0	


$Q_0^+ = X \oplus Q_0$

	Q_1	Q_0
Q_1^+	0 1 3 1 2 1	
X	4 5 1 7 6 1	
	Q	
	0	

$Q_1^+ = \bar{X}Q_1 + Q_1\bar{Q}_0 + X\bar{Q}_1Q_0$

Exercise

* The Three states which we don't use are :- *



- Use D-FFs to design the sequential circuit that implements the following state table. Note that there are three unused states (000, 110 and 111).

$2^3 = 16$ cells \rightarrow Kmap

	Present State \rightarrow 3bits			Input \rightarrow 1bit	Next State		
	A	B	C	X	A	B	C
state(0) {	0	0	1	0	0	0	1
state(1) {	0	0	1	1	0	1	0
state(2) {	0	1	0	0	0	1	1
state(3) {	0	1	0	1	1	0	0
state(4) {	0	1	1	0	0	0	1
state(5) {	0	1	1	1	1	0	0
state(6) {	1	0	0	0	1	0	1
state(7) {	1	0	0	1	1	0	0
state(8) {	1	0	1	0	0	0	1
state(9) {	1	0	1	1	1	0	0

State(0, 6, 7) are unused states. state(0) state(2) state(3) state(4) state(6) state(8)

unused 3 *
 نقیہ ہاں
 لیاں
 (K-map)
 we have 3 Kmaps.

 DA = _____
 DB = Kcell k-map
 DC = 16 cell (K-map)

Solution

* استخدام هذا ال (Combinational Logic) للتحقق من (Error) في النظام بعد كل مرة من (unused states) (Reset/set) لعل (Signal F) (unused states) (Reset/set) لعل (Signal F)

unused states
فنحن نريد
تأثيره على
العودة الى
used states.

Asynchronously change the state to "011"

(F) بحيث (asynchronous) (P/S) active low/high



	C				
	0	1	3	2	
	4	5	7	6	
	12	13	15	14	B
A	8	9	11	10	
	X				

	C				
	0	1	3	2	
	4	5	7	6	
	12	13	15	14	B
A	8	9	11	10	
	X				

	C				
	0	1	3	2	
	4	5	7	6	
	12	13	15	14	B
A	8	9	11	10	
	X				

State (4)
100 Reset
set Reset

From unused state
to state ①



Reset / set zero
Reset = 0
set = 1
if one of them is the unused state.

75 نريد إنباء ال (system) بأن يذهب ل (1) state, و (0, 6, 7) unused states

① J-K Flip-flop


→ It has (2-inputs)

(SR-FF)

Behavior of JK flip-flop:

- Same as S-R flip-flop with **J** analogous to **S** and **K** analogous to **R**
- Except that $J = K = 1$ is allowed, and
- For $J = K = 1$, the flip-flop changes to the *opposite state* (toggle)

It may have direct inputs



Behavior described by the characteristic table (function table):

J	K	Q(t+1)	القيمة المقررة
0	0	Q(t)	no change (hold)
0	1	0	reset (تفويض)
1	0	1	set (تخزين)
1	1	$\bar{Q}(t)$	toggle (complement)

behavior (JK-FF) لـ J, K يعني J, K (inputs) والـ (current state) J, K (next state)

(not allowed)

complement (تكملة الحالة)

Design of an edge-triggered J-K Flip-Flop

بنیاد (J/K) فی (JK FF) میں (PFF) فی


Design a sequential circuit using (1) D-type flipflops and has 2-inputs (J, K)

State table of a JK FF:

(1) D type FF Flip Flop (2 bit) کی


Present state Q(t)	Inputs J K	Next state Q(t+1)
0	0 0	0 (hold)
0	0 1	0 (Reset)
0	1 0	1 (Set)
0	1 1	1 (toggle)
1	0 0	1 (hold)
1	0 1	0 (Reset)
1	1 0	1 (Set)
1	1 1	0 (toggle)

$Q(t+1) = D_A$



$Q(t+1) = D_A = J\bar{Q} + K'Q$

Called the characteristic equation



characteristic table

J-K Flip-Flop Excitation Table

Characteristic J-K table

الحمد لله رب العالمين: من ال (present) إلى ال (next state) (inputs)

$Q(t)$	$Q(t+1)$	J	K	Operation
0	0	0	X	<u>No change</u> (hold)
0	1	1	X	<u>Set</u>
1	0	X	1	<u>Reset</u>
1	1	X	0	<u>No Change</u>

(hold) 00 (0)
(Reset) 01 (0)

0 X
↓
don't care.

10 (set)

11 (toggle)

$\bar{0}=1 \rightarrow$

Reset toggle 01 → (X) 11

10 (set)
00 (toggle).
X0 →

T Flip-Flop

→ It has (1-input) Q_n
 The external inputs are important here because (D-FF) \rightarrow they make (set/Reset)

Behavior described by its characteristic table:


T	Q(t+1)
0	Q(t) no change
1	$\overline{Q(t)}$ complement

(hold) القيمة السابقة
 (complement) عكس القيمة الحالية

- Has a single input T
 - For T = 0, no change to state
 - For T = 1, changes to opposite state

Characteristic equation:
 $Q(t+1) = \overline{T}Q(t) + T\overline{Q}(t)$
 $= T \oplus Q(t)$

من ال (Equation) \rightarrow $\overline{T}Q(t)$ \rightarrow $T\overline{Q}(t)$
 (Implementation) \rightarrow $T \oplus Q(t)$
 من ال (D-FF) FF



it may has direct inputs

Characteristic table:

T	Q(t)	Q(t+1)
0	0	0 hold
0	1	1 hold
1	0	1 complement
1	1	0 complement

Same as a J-K flip-flop with J = K = T

* صافي يكون

لا (T-FF)

direct inputs (S/R)

و كذلك (JK-FF) وفي حالة (T-FF)

منه لا يمكن (S/R)

لأنه يكون لا يمكن


initialization

(Reset/Set)

T Flip-Flop Realization

- Using a D Flip-flop:

(D.FF) جو (T.FF) بنا



- Cannot be initialized to a known state using the T input
- Reset (asynchronous or synchronous) essential

direct inputs → set $S=1$
Reset $R=1$
 $S=0$

T Flip-Flop Excitation Table

الجورد العكسي :-

next state = current state $\rightarrow T=0$

next state = complement of current state $\rightarrow T=1$

$Q(t)$	$Q(t+1)$	T	Operation
0	0	0	No change (hold)
0	1	1	toggle
1	0	1	toggle
1	1	0	hold

$Q(t)$	$Q(t+1)$	T	Operation
$Q(t)$	$Q(t)$ \oplus	0	No change (hold)
$\bar{Q}(t)$	$\bar{Q}(t)$ \oplus	1	Complement (toggle)
$Q(t)$	$\bar{Q}(t)$	1	toggle
$\bar{Q}(t)$	$Q(t)$	0	No change (hold)

Flip-Flops Characteristics

or (Chara --- Equation)

For analysis

- Characteristic table - defines the next state of the flip-flop in terms of flip-flop inputs and current state
- Characteristic equation - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.

We have Logic Diagram

we want to build the state Diagram

For design

- Excitation table - defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

We have the state diagram

we want to build the logic diagram.

D Flip-Flop Descriptors

- Characteristic Table

D	Q(t+1)	Operation
0	0	Reset
1	1	Set



Q(t)	D	Q(t+1)
0	0	0
0	1	1
1	0	0
1	1	1

0 → set (0)
 1 → reset
 0 → hold
 1 → hold

لا تغير $Q(t)$
 لا $Q(t)$

- Characteristic Equation

$$Q(t+1) = D$$

$Q(t+1) = D$
 Characteristic Equation

- Excitation Table


Q(t+1)	D	Operation
0	0	Reset
1	1	Set

S-R Flip-Flop Descriptors

Characteristic Table

S	R	Q(t+1)	Operation
0	0	Q(t)	No change (hold)
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined (not allowed)

$Q(t) \cdot \bar{S} \cdot \bar{R}$ (circled)
 $1 \cdot S \cdot \bar{R}$ (circled)



Characteristic Equation

$$Q(t+1) = S + \bar{R}Q, \quad S \cdot R = 0$$


$Q(t) \cdot \bar{S} \cdot \bar{R} + S \cdot \bar{R} \cdot 1$ (circled)

Excitation Table

Q(t)	Q(t+1)	S	R	Operation
0	0	0	X	No change / Reset (00) / (01)
0	1	1	0	Set
1	0	0	1	Reset
1	1	X	0	No change / set (00) / (10)


Flip-Flop Behavior Example (continued)

- Use the characteristic tables to find the output waveforms for the flip-flops shown:



Exercise: Find State Diagram

(T.FF)



* Slide (88) s- Exercises

⊗ خطوات العمل ---

① نكتب ال (outputs / inputs Equations)

② نكتب ال (state table)

③ نرسم ال (state diagram)

* قبل كل ذلك يجب أن نحدد إذا ال system
 Moore machine mealy machine

ومن هذا العمل نستنتج أنه السليم (moore) لأنه لا يوجد (inputs) أصلاً

1. ⊗ (n inputs) / (one) output $y = A \oplus B \oplus C$.

$\rightarrow T(A) = \bar{C}$
 $\rightarrow T(B) = A$
 $\rightarrow T(C) = \bar{B}$

for Flip flops The input Equations are straight forward (يسهل)

0797770608
 Truth Table
 عادي مثل
 الاضغالات
 نجبي

present state			no-inputs	T(A) _A	T(B) _A	T(C) _B	next state			outputs
A	B	C					A ⁺	B ⁺	C ⁺	
0	0	0	/	1 (toggle)	0	1	0	0	1	0
0	0	1	/	0 (hold no change)	0	1	1	0	0	1
0	1	0	/	1	0	0	1	1	0	1
0	1	1	/	0	0	0	0	1	1	0
1	0	0	/	1	1	1	0	1	1	0
1	0	1	/	0	1	1	1	1	1	1
1	1	0	/	1	1	0	1	1	0	0
1	1	1	/	0	1	0	0	0	0	0


نجبي ال (A⁺ / B⁺ / C⁺)
 توي ال T(A)/T(B)/T(C)
 بناء عليه خرد الذي خرد

نتيجه بأنه (XOR function) يعني (odd) ← عدد ال (1) فرد
 ← يكون ناتجه (1) غير ذلك (0)

ملاحظة: مصنوع نكتب ال (next state) ← لا يمتثلون ال (state)

إذا ما كان toggle ← T(A) = 1
 = T(B) = 1
 = T(C) = 1
 إذا ما كان no change (hold) → T(A) = 0
 T(B) = 0
 T(C) = 0
 النظر للصيغة الطبيعية (C/B/A)

3. (*)
 السؤال هنا
 عن state diagram!
 state diagram!



هذه الـ (states) هي
 فيها مشكلة في
 لو دخلنا فيها
 بالفلظ
 منغلقة لذلك
 الحل هو:
 الـ state


عادي لا يوجد
 مشكلة في
 الـ (state)

لماذا الـ state
 الـ state هي
 التي بيدها
 التعليق.

(*) تعرضت من الـ (Unused states)
 في الـ (state diagram) ونبدأ من
 الـ (Reset) ونرى الـ state
 التي لا نزل عليها تكون
 هي (unused state).

states
 ✓: ضمن الـ (loop) والباقي
 يكون (unused states).

⊗ (Unused states) جي استعمال ٿيڻ کان روڪڻ



ڪا به ٿيڻ کان روڪڻ
Reset
جي ڪارڻ
(Unused state) جي استعمال ٿيڻ کان روڪڻ

← ڪا به ٿيڻ کان روڪڻ جي ڪارڻ state(0)

(Unused state) جي استعمال ٿيڻ کان روڪڻ

0797770608