
### POWER UNIT




# DIGITAL LOGIC WALEED DWEIK



## DIGITAL & COMPUTER SYSTEMS - Digital System

- Takes a set of <u>discrete</u> information <u>inputs</u> and discrete internal information <u>(system state)</u> and generates a set of <u>discrete</u> information <u>outputs</u>.
- Digits (Latin word for fingers): Discrete numeric elements
- Logic: Circuits that operate on a set of two elements with values 0
  (False), 1 (True)



### **Types of Digital Systems**

- الايعفاع لأي حالة. No state present الايعفاع لأي حالة
  - Combinational Logic System
  - hat's Output = Function (Input) (no Difference).
- State present . قاعد عناة . State present
  - Synchronous Sequential System: State updated at discrete times ( التغيير العالة في وقعاً معين ، كان فترة معين ، كان فترة معين على العالمة في ال
  - <u>Asynchronous</u> Sequential System: State updated at any time (مَنَّ الْعَالَةُ فِي أَيْ وَنَّ )
  - State = Function (State, Input)
  - Output = Function (State) or Function (State, Input)


Moore

Mealy

and Computer Design Fundamentals, 4e (Point® Slides 18 Pearson Education, Inc.


Chapter 1

### Signal Examples Over Time



### Digital System Example

A Digital Counter (e. g., odometer): العدّاد الرقمي



Inputs: Count Up, Reset

Outputs: Visual Display

State: "Value" of stored digits

Synchronous or Asynchronous?

\* مَنِينَ لَيْعُو الْفُسَانَةِ الْمُقَلُّوعَةُ فِيسِي سُرِيَّةُ السِّيارَةَ \*

and Computer Design Fundamentals, 4e Print<sup>©</sup> Slides 08 Pearson Education, Inc.

Chapter 1

## And Beyond – Embedded Systems

- Computers as integral parts of other products
- Examples of embedded computers
  - Microcomputers
  - 2. Microcontrollers
  - عَى الْأَنْفَقَ الْعَالَسُونِيةَ الْفَلْقُونِيةَ الْفَلْقُونِيةَ الْفَلْقُونِيةَ وَالْأَلْمِصُونَ فِي الْأَلْمِصُونَ فَي الْأَلْمِصُونَ فَي الْأَلْمِصُونَ فَي اللهُ الْمِصُونَ فَي اللهُ الللهُ اللهُ اللهُ اللهُ اللهُ اللهُ اللهُ اللهُ اللهُ اللهُ الله
- Examples of embedded systems applications

| Cell phones | Dishwashers                |
|-------------|----------------------------|
| Automobiles | Flat Panel TVs             |
| Video games | Global Positioning Systems |
| Copiers     |                            |

ogic and Computer Design Fundamentals, 4e owerPoint® Sildes 2008 Pearson Education, Inc.

Chapter 1

### INFORMATION REPRESENTATION - Signals


- Information variables represented by physical quantities.
- For digital systems, the variables take on <u>discrete</u> values.
- Two level, or <u>binary</u> values are the <u>most prevalent</u> values in digital systems.
  - Binary systems have higher immunity to noise.
- Binary values are represented abstractly by:
  - digits 0 and 1
  - words (symbols) False (F) and True (T)
  - words (symbols) Low (L) and High (H)
  - and words On and Off.
- Binary values are represented by values or ranges of values of physical quantities.

## **Binary Values: Other Physical Quantities**

- What are other physical quantities represent 0 and 1? \*where do we use the binary system?
  - ∠ CPU → Voltage
  - <sup>2</sup> Disk → Magnetic Field Direction
  - <sup>3</sup> CD → Surface Pits/Light
  - Dynamic RAM → Electrical Charge stored in capacitors → (مکوسع)

માસ્ક્રેસ કહ્યું મુખ્ય મેટ્ટર લગાળ છે. જ

### Signal Example - Physical Quantity: Voltage



## Number Systems - Representation: (تميل دالأتفمة العدينة)

- Positive radix, positional number systems
- A number with  $\underline{radix} \ r$  is represented by a string of digits:

- irepresents the position of the coefficient (316)
- r represents the weight by which the coefficient is multiplied (الغانة) (وزن المزلة)
- A<sub>n-1</sub> is the most significant digit (MSD) and A<sub>m</sub> is the least significant digit (LSD) (المنزلة ذات أعلى قسمة خالة. (المنزلة ذات أعلى ورنة) \* radix \* radix \* المنزلة ذات أحل ورنه على المنزلة ذات أحل ورنه على المنزلة ذات أحل ورنه المنزلة أحل ورنه المنز
- The string of digits represents the power series:

ic and Computer Design Fundamentals, أوا المعتبرة المعتبرة المعتبرة المعتبرة المعتبرة المعتبرة المعتبرة المعتبرة المعتبرة العشرية المعتبرة المعتبر

## Number Systems - Examples

|             |    | ,                |         | ( = 1) (हिनी किया ह                         | (٢=٥) النوام الثالم (٢=٥)         |
|-------------|----|------------------|---------|---|-----------------------------------|
|             |    | General          | 11      | Decimal                                     | Binary                            |
| Radix (Base | e) | r                |         | 10  | 2                                 |
| Digits      |    | 0 → r - 1        | D       | 0 -> 9<br>0 < A; < Y -1)                    | 0 → 1                             |
| 17 (1832)   | 0  | (0 & A; < V)     | = (     | $0 \leqslant A_1 \leqslant r - 1$ $ 0  = 1$ | 2°= 1                             |
|             | 1  | $\mathbf{r^1}$   |         | 10' = 10                                    | 2' = 2                            |
|             | 2  | $\mathbf{r}^2$   |         | 10 <sup>2</sup> = 100                       | $2^2 = 4$                         |
|             | 3  | $r^3$            |         | $10^3 = 1000$                               | 23=8                              |
| Powers of   | 4  | r <sup>4</sup>   |         | 104 = 10,000                                | 2 4 = 16                          |
| Radix       | 5  | r <sup>5</sup> · |         | 10° = 100,000°                              | 2'5 = '32                         |
|             | -1 | r <sup>-1</sup>  |         | $10^{-1} = 0.1 = \frac{1}{10}$              | $2^{-1} = 0.5 = \frac{1}{2}$      |
|             | -2 | r -2             |         | 10-2 = 0.01 = 1                             | $2^{-2} = 0.25 = \frac{1}{4}$     |
|             | -3 | r -3             |         | 10 = 0.001 = 1                              | 2-3= 0.125 = =                    |
|             | -4 | r-4              | 173 -50 | 10-4=0.0001 = 1                             | 2 - 0.0625 = 1                    |
|             | -5 | r <sup>-5</sup>  |         | 10 = 0.00001 = 1/1000                       | $2^{-5} = 0.03125 = \frac{1}{32}$ |

### Example

ر (403) 
$$_{5} = 4 \times 5^{2} + 0 \times 5^{1} + 3 \times 5^{0} = (103)_{10}$$
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 
 $_{60} = (103)_{10}$ 

2. 
$$(103)_{10} = 1 \times 10^2 + 0 \times 10^1 + 3 \times 10^0 = 103$$

#### BASE CONVERSION - Positive Powers of 2

ا Useful for Base Conversion مفيد للتويلات بين الأنظمة : \*

\* ما عليه نجمة (\*) - مجب حفله نسوري لتسميل الحل"...

| Exp | onent                | Value |
|-----|----------------------|-------|
| *   | 0 = 2 %              | 1     |
| *   | 1 = 21:              | 2     |
| *   | $2 = 2^2$ :          | 4     |
| *   | 3 = 25.              | 8     |
| *   | 4=24:                | 16    |
| *   | 5 = 25:              | 32    |
| *   | 6 - 26:              | 64    |
| *   | 7=27:                | 128   |
| *   | 8 = 2 <sup>8</sup> : | 256   |
| *   | 9 = 29:              | 512   |
| *   | 10=210:              | 1024  |

| Exponent   | Value     |   |
|------------|-----------|---|
| × 11 = 2": | 2,048     |   |
| 12         | 4,096     | 30  |
| 13         | 8,192     | * 2 <sup>30</sup> : 107374187   |
| 14         | 16,384    | * 2 <sup>40</sup> : 1.09 * 10 <sup>12</sup><br>* 2 <sup>50</sup> : 1.1 * 10 <sup>15</sup> . |
| 15         | 32,768    | * 2 : 1.   * 10 .   |
| 16         | 65,536    |   |
| 17         | 131,072   |   |
| 18         | 262,144   |   |
| 19         | 524,288   | 1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-  |
| × 20 = 2   | 1,048,576 |   |
| 21         | 2,097,152 | 2]  |

Chapter 1

16

## Special Powers of 2 \* memorite.

\* 2<sup>10</sup> (1024) is Kilo, denoted "K"

العالم = 1000 وأقرب عدد الله (1000) هو (1024) وهو (2 أول الكيلو = 1000) وهو (1024) وهو (2 أول الكيلو = 1000)

\* Example: 20. kB  $\Rightarrow$  20 \* 1024 byte. 20 (1,048,576) is Mega, denoted "M"

\* • 2<sup>30</sup> (1,073, 741,824)is Giga, denoted "G"

\* =  $2^{40}$  (1,099,511,627,776) is Tera, denoted "T"

\* Note: byte = 8. bite in A = will

pic arx! Computer Design Fundamentals, 4e verPoint® Slides 108 Pearson Education, Inc.

Chapter 1

### **Commonly Occurring Bases**

| العقا) م:                               | الأساس. | القيم الرقية :                               |
|---|---------|--|
| Name                                    | Radix   | Digits                                       |
| فات Binary                              | 2       | 0,1  |
| Allow Mary and the second second second | 8       | $0 \le Ai \le v-1$ $0,1,2,3,4,5,6,7$ $(v-1)$ |
| Octal الثمان                            | 10      | 0,1,2,3,4,5,6,7,8,9 7                        |
| Decimal                                 |         | 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E                |
| Hexadecimal                             | 16      | 0,1,2,3,7,3,0,7,0,7                          |

The six letters A, B, C, D, E, and F represent the digits for values 10, 11, 12, 13, 14, 15 (given in decimal), respectively, in hexadecimal. Alternatively, a, b, c, d, e, f can be used.

18

## Binary System .: कृष्णि ।

- r = 2 gulusy
- Digits = {0, 1} , {false, True} , { low, high} , { off, on}.
- \* Every binary digit is called a bit \* وَعَمِينَةُ تَسْمِي (بات) (١١٥) (١١٥)
  - When a bit is equal to zero, it does not contribute to the value of the number بيم في أستُلناد الـ (٥) من البداية قبل على السؤال والتوبل للظام \*
     العسري لأن العمر عند متربة بأي قبيمة ريحون الهواب النهائي = هنم
  - Example:

ون الاستناء.
• 
$$(10\%11.1\%1)_2 = (1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0) + (1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3})$$

• 
$$(10011.101)_2 = (16 + 2 + 1) + (\frac{1}{2} + \frac{1}{8}) = (19.625)_{10}$$

### Octal System : والناا رالنا

- r = 8
- Digits = {0, 1, 2, 3, 4, 5, 6, 7}: (0 ≤ Ai ≤ r-1): is is a substitution of the contraction of the contrac
- Every digit is represented by 3-bits → More compact than binary في النقام النقائي تعادل (٣ مَيم رَفية) في النقام النقائي خو النقام النقائي عادل (٣ مَيم رَفية) في النقام النقائي عادل (٣ مَيم رَفية)
- Example:

• 
$$(127.4)_8 = (1 \times 8^2 + 2 \times 8^1 + 7 \times 8^0) + (4 \times 8^{-1})$$

• 
$$(127.4)_8 = (64 + 16 + 7) + (\frac{1}{2}) = (87.5)_{10}$$

## التفام السادس مسرى: Hexadecimal System

- r = 16
- Digits =  $\{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, B, E, F\}$  (0 < A < 15)
- Every digit is represented by 4-bits \* كل قيمة رقمية في النظام السادس عشري تعادل (٤ قيم رقعية ) في النظام الشاجي.
- Example:
  - $(B_{65F})_{16} = (11 \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + 15 \times 16^0)$

\* انسبه! : نحول الرموز عن النظام السادى عشري لقيقيهم العدرية في النظام العشري ونضريهم بوزن المنزلة

 $(B65F)_{16} = (46687)_{10}$ 

# Converting from any Base (r) to Decimal

$$(Number)_{r} = \left(\sum_{i=0}^{n-1} A_{i} r^{i}\right) + \left(\sum_{j=-m}^{-1} A_{j} r^{j}\right)$$

**Integer Portion** 

**Fraction Portion** 

Example: Convert (11010)2 to (10:

#### Conversion from Decimal to Base (r)

- Convert the Integer Part
- Convert the Fraction Part

Join the two results with a radix point

\* binary: 
$$(r = 2)$$

\* Solution of the state of the stat

### Conversion Details

NXIII

To Convert the Integral Part:

- Repeatedly <u>divide</u> the number by the new radix and save the <u>remainders</u> until <u>the quotient is zero</u> الى أن يصبح الله على الله
- The digits for the new radix are the remainders in <u>reverse order</u> of their computation
- If the new radix is > 10, then convert all remainders > 10 to digits A, B,

11/1/11

To Convert the Fractional Part:

- Repeatedly <u>multiply</u> the fraction by the new radix and save the <u>integer</u> digits of the results until the <u>fraction is zero or your reached the required</u>

  <u>number of fractional digits</u>

  العرب على وجول الخرى العشري = منز . فرق الفرب المناه على العرب الع
- The digits for the new radix are the integer digits in order of their computation
- 3. If the new radix is > 10, then convert all integers > 10 to digits A, B, ...

### Example: Convert 46.6875<sub>10</sub> To Base 2

|   | and the second section of the | a American Company | الناخ      | الماقه    |            |
|---|---|--------------------|------------|-----------|------------|
| 5 | Convert 46 to Base 2:   | Division           | Quotient   | Remainder |            |
|   |   | 46/2               | 23         | 0 1       | LSD        |
|   | 32 11/0   | 23/2               | 11 7       | 1         | * इनाह     |
|   | $(46)_{10} = (1011110)_{2}$   | 11/2               | 5          | 1         | integer 11 |
|   | 222222  | 5/2                | 2          | 1         | part.      |
|   | : des pes rus: 32 + 8 + 4 + 2 = 32 + 14 = (96) 10   | 2/2                | 1          | 0         | 1.5        |
|   | Convert 0.6875 to Base 2. radix   | 1/2 -              | <b>)</b> 0 | 1         | MSD        |

 $(0.6875)_{10} = (0.1011)_{2}$   $0.625 + 0.6625 = (0.6875)_{0}$ 

| Multiplication | Answer |     |
|----------------|--------|-----|
| 0.6875*2       | 1.3750 |     |
| 0.375*2        | 0.75   |     |
| 0.75*2 حيث     | 1.5    |     |
| 0.5*2          | 1.0    | 4.5 |

MSD alb is x fraction Il part.

Join the results together with the radix point:

$$(46.6875)_{10} = (101110.1011)_2$$

## Example: Convert 153.513<sub>10</sub> To Base 8

Convert 153 to Base 8:

$$(153)_{10} = (231)_8$$

|   | Division | Quotient | Ren | nainde | r . \ |     |
|---|----------|----------|-----|--------|-------|-----|
| - | 153/8    | 19       | 1.7 | 1 4    |       | LSD |
| - | 19/8     | . 2      |     | 3      | ı     |     |
| 1 | 2/8      | 0        | 1 2 | 2/     | 4,2   | MSD |

• Convert 0.513 to Base 8: (Up to 3 digits)

for the octal system

\* إذا كان ناتج العشعة دوري ولا ينتهي لعدد لنا بالسؤال عدد المنازل

خي العدد الكسوي.

• Truncate: (قلع) ترك باي المنازل. (ملع)  $(0.513)_{10} = (0.406)_8$ 

• Round:

التعريب.

| Multiplication | Answer |       | 164 |
|----------------|--------|-------|-----|
| 0.513*8        | 4.104  | p. 3  | MSD |
| 0.104*8        | 0.832  | 4     |     |
| 0.832*8        | 6.656  | dia - |     |
| 0.656*8        | 5.248  | 1     | LSD |

Join the results together with the radix point:

$$(153.513)_{10} = (231.407)_8$$

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>©</sup> Slides © 2008 Pearson Education, Inc.

Chapter 1

27

## Example: Convert 423<sub>10</sub> To Base 16

| Division | Quotient | Remainder |     |
|----------|----------|-----------|-----|
| 423/16   | 26       | 7 ↑       | LSD |
| 26/16    | 1        | 10        |     |
| 1/16     | 0        | 1         | MSD |

$$(423)_{10} = (1A7)_{16}$$

# Converting Decimal to Binary: Alternative Method

- Subtract the largest power of 2 that gives a positive remainder and record the power
- Repeat, subtracting from the prior remainder and recording the power, until the remainder is zero
- Place 1's in the positions in the binary result corresponding to the powers recorded; in all other positions place 0's

ogic and Computer Design Fundamentals, 4e owerPoint® Slides 2008 Pearson Education, Inc.

Chapter 1

## Example: Convert 46.6875<sub>10</sub> To Base 2 Using Alternative Method

Convert 46 to Base 2:

Convert 0.6875 to Base 2:

 $(0.6875)_{10} = (0.1011)_2$ 

| Subtract | Remainder | Power |
|----------|-----------|-------|
| 46-82-25 | 14        | 5     |
| 14-8-29  | 6         | 3     |
| 6-4=20   | 2         | 2     |
| 2-2=20   | 0         | 1     |

| Subtract      | Remainder | Power |
|---------------|-----------|-------|
| 0.6875-0.500  | 0.1875    | -1 \  |
| 0.1875-0.125  | 0.0625    | -3    |
| 0.0625-0.0625 | 0         | -4    |

Join the results together with the radix point:

 $(46.6875)_{10} = (101110.1011)_2$ 

Easier way to do it:

oxter Design Fundamentals, 4e

| ی  | ici waj | 44 | 32 | 16  | . 8 | 4 | 2. | 1 | - 34 | سيا | 10111 | 100 | P .  |
|----|---------|----|----|-----|-----|---|----|---|------|-----|-------|-----|------|
|    | Power   | 6. | 5  | . 4 | 3   | 2 | 1  | 0 |      | -1  | -2    | -3  | -4 6 |
| 1  | 201102  | 0  | 1  | 0   | 3   | 1 | 1  | 0 |      | 1   | 0     | 1   | 1    |
| -1 |         | 10 | E. | U   | _   |   |    |   | -    |     |       |     |      |

Chapter 1

\*ملافلة: إذا كان الوقع فردي لازم

أول منزلة تكون (١) بينما ذومي أول منزلة

### Octal (Hexadecimal) to Binary and Back: Method1

- Octal (Hexadecimal) to Binary:
  - Convert octal (hexadecimal) to decimal (Slide 23)
  - Covert decimal to binary (Slide 24 or Slide 29)
- Binary to Octal (Hexadecimal):
  - Convert binary to decimal (Slide 23)
  - Covert decimal to octal (hexadecimal) (Slide 24)

```
3-bits in binary system:
                                                                                            -bits in binary system:
                                                                     00:00:0
                                                                                             1010 : A
                                                                     0001:1
                                                                                              1011 : B
                                                                                               1100 : C
                                                                                               1111:5
                                                                                                 Chapter 1
                                                                                                                   33
2008 Pearson Education, Inc.
                                                                      1001:9
```

37

Base (r)

hexadecimal(r=16).

Decimal (r=10)

#### Octal (Hexadecimal) to Binary and Back: Method2 (Easier) octal (r=8) to

- Octal (Hexadecimal) to Binary:
  - Restate the octal (hexadecimal) as three (four) binary digits starting at the radix point and going both ways
- Binary to Octal (Hexadecimal):
  - Group the binary digits into three (four) bit groups starting at the radix point and going both ways, padding with zeros as needed
  - Convert each group of three (four) bits to an octal (hexadecimal) digit.

\* ملافظة :- إذا لم يكونا النفامين العلوب التويل بينهما قوّة للدُساس (c) نقوم بالقويل للنظام العشري (decimal) ومن م مخول النقام المعلوب.

| Octal  | 0   | 1   | 2   | 3   | 4   | 5   | 6   | 7.   |
|--------|-----|-----|-----|-----|-----|-----|-----|------|
| Binary | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111, |

| Hexadecimal | 0                     | 1                         | 2  | 3   | 4  | 5   | 6  | 7   |
|-------------|-----------------------|---------------------------|--|---|--|---|--|---|
| Binary      | 0000                  | 0001                      | 0010   | 0011  | 0100   | 0101  | 0110   | 0111  |
| Hexadecimal | 8                     | 9                         | • A  | В   | C  | D   | Е  | F   |
| Binary      | 1000                  | 1001                      | 1010   | 1011  | 1100   | 1101  | 1110   | 111   |
|             | Binary<br>Hexadecimal | Binary 0000 Hexadecimal 8 | Binary         0000         0001           Hexadecimal         8         9 | Binary         0000         0001         0010           Hexadecimal         8         9         A | Binary         0000         0001         0010         0011           Hexadecimal         8         9         A         B | Binary         0000         0001         0010         0011         0100           Hexadecimal         8         9         A         B         C | Binary         0000         0001         0010         0011         0100         0101           Hexadecimal         8         9         A         B         C         D | Binary         0000         0001         0010         0011         0100         0101         0110           Hexadecimal         8         9         A         B         C         D         E |

Chanter 1

Given that  $(365)_r = (194)_{10}$ , compute the value of r?

$$3 \times r^2 + 6 \times r^1 + 5 \times r^0 = 194$$
 $3r^2 + 6r + 5 = 194$ 
 $3r^2 + 6r - 189 = 0$ 
 $r^2 + 2r - 63 = 0$ 

### Binary Numbers and Binary Coding

(Dinary system) السعام الراصة على المناع ال

- Flexibility of representation
  - Within constraints below, can assign any binary combination (called a <u>code word</u>) to any data as long as data is uniquely encoded

: عود الـ (codes) اللازمة بي عود الـ (n-bits . من عدد الـ (using binary system, r=2).

- Information Types
  - عررية . / رقمية . Numeric
    - Must represent range of data needed
    - Very desirable to represent data such that simple, straightforward computation for common arithmetic operations permitted
    - Tight relation to binary numbers
  - عيرعددية / عيد رقمية . Non-numeric
    - Greater flexibility since arithmetic operations not applied
    - Not tied to binary numbers

## Non-numeric Binary Codes

- Given *n* binary digits (called <u>bits</u>), a <u>binary code</u> is a mapping from a set of <u>represented elements</u> to a subset of the 2<sup>n</sup> binary numbers.

  [ n-bits. 2<sup>n</sup>]
- Example: A binary code for the seven colors of the rainbow
- \* متامة ويكن لم تستخدم عاري Code 100 is not used \*

| Color   | Binary Number |
|---------|---------------|
| Red     | 000           |
| Orange  | 001           |
| Yellow  | 010           |
| Green   | 011           |
| Blue    | 101           |
| Indigo  | 110           |
| Violet: | 111           |

Chanter 1

#### Number of Bits Required

Given Melements to be represented by a binary code, the minimum number of bits, n, needed, satisfies the following relationships:

if 
$$n=3$$

if 
$$n=3$$
  $2^3 > M > 2^2$   $2^n \ge M > 2^{n-1}$   $n = \lceil \log_2 M \rceil$ , where  $\lceil x \rceil$  is called the *ceiling function*, is the integer greater than or equal to  $x$ .

Example: How many bits are required to represent decimal digits with a binary code? \*if: r=2 . n=7.

عود الت المطلوبة:-

M = 10

$$M = 10$$
 $M = 10$ 
 $M = 10$ 

## Number of Elements Represented

- Given n digits in radix r, there are  $r^n$  distinct  $\mathbb{R}$  if we have elements that can be represented.
- elements and But, you can represent m elements,  $m \le r^n$  we want to Examples:
- represent them

  You can represent 4 elements in radix r=2 with n=2 of digits of base "r"
- of digits of base "r",

  we use the form:

  You can represent 4 elements in radix r = 2 with n = 4
- $N = \lceil \log_{R} N \rceil$  . I out can represent 4 elements in radix r = 2 with n = 4 digits: (0001, 0010, 0100, 1000). خوم نوات المعزبة أكبر قيمة ((value) عن متزلة (value) عن متزلة
- This second code is called a "one hot" code. The results of the religion of th

[.0-] = ①\* N: minimum number of bits to represent (M).

Ex:  $N = \lceil \log_2 365 \rceil = \lceil \log_2 2^{8-1} \rceil = \lceil 8 - \rceil = \lceil \log_2 365 \rceil$ Logic and Computer Design Fundamentals, 4e

PowerPoint\* Sildes
© 2008 Pearson Education. Inc

Chapter 1

41

#### **DECIMAL CODES - Binary Codes for Decimal Digits** (BCD).

from the 16 binary numbers of 4 bits. A few are useful: Decimal 8, 4, -2, -1 8, 4, 2, 1 €(19)6→(10011)2 Excess 3 Gray we have a " convert (, diss) digital system: 0 0000 0011 0000 0000 M= 10 : elementalise 1 £19/10 → (0001 1001) 0001 0100 0111 0001 Y= 2 MANAGE "BCD cooding (ترميز) 2 0010 0101 0110 n: must be (4) 0011 \* أحمياناً بيم استعدام because 24=16 3 0011 0110 0101 0010 اله محلم لكي نفقي 4 0100 0111 0100 0110 القيمة العقيقية للرقيم 5 0101 1000 1011 1110 حيث نعلى الرقم قيمة تعتلف عن وها مس 6 0110 1001 1010 (6) codes will be 1010 7 0111 1010 1001 unused or available. 1011 Binary coded decimal ? these are 8 1000 1011 1000 1001 1000 9 1100 1111 1001 but pdes
rom (0)0 -> 1)
r Designi Furviamentals, de 1: 0111: 4-3=0 → 1111) will not be used.

9: ١١١ : ١٤-3 وهكذا ...

There are over 8,000 ways that you can chose 10 elements

Chapter 1

42

## Binary Coded Decimal (BCD)

- Numeric code
- The BCD code is the 8, 4, 2, 1 code
- 8, 4, 2, and 1 are weights  $\rightarrow$  BCD is a weighted code
- This code is the simplest, most intuitive binary code for decimal digits and uses the same powers of 2 as a binary number, but only encodes the first ten values from 0 to 9
- Example: 1001 (9) = 1000 (8) + 0001 (1)
- عبر مستفرم (متاحة):

  How many "invalid? code words are there? المتاحة):
  - Answer: 6
- What are the "invalid" code words?
  - Answer: 1010, 1011, 1100, 1101, 1110, 1111 (10) (11) (12) (13) (14) (15)

Logic and Computer Design Fundamentals, 4#

PowerPoint® Slides

© 2009 Pearson Education, Inc.

Chapter 1

## Warning: Conversion or Coding?

- Do NOT mix up *conversion* of a decimal number to a binary number with *coding* a decimal number with a BINARY CODE.
- 13<sub>10</sub> = 1101<sub>2</sub> (This is conversion) كوسل بين النظامة

ترميز. (This is coding) عامان عامان المعالم ا

# ALPHANUMERIC CODES - ASCII Character Codes

- Non-numeric code & ASCII code:
  if: n=7: 3 -> then: maximum number of = 27 = 128.

  elements
- ASCII stands for American Standard Code for Information Interchange (Refer to Table 1-5 in the text)
- This code is a popular code used to represent information sent as character-based data. It uses 7-bits (i.e. 128 characters) to represent:
  - 95 Graphic printing characters
  - 33 Non-printing characters

### ASCII Code Table (C++)

|            | 1 | 0 ,         |                     |     |     | g (3. |     | Lea<br>(SCI) | Co. | de C | hart | · bearli | 1   | **  |    |      |        |
|------------|---|-------------|---------------------|-----|-----|-------|-----|--------------|-----|------|------|----------|-----|-----|----|------|--------|
| _          |   | Sept to the | Engine Construction |     | 5_  | 4     | 5   | , 6          | _ 7 | 8    | 9    | ı A      | В   | C   | D  | E    | F      |
| _ 6        | 1 | NUL         | SOH                 | STX | ETX | EOT   | ENO | ACK          | BEL | BS   | HT   | LF       | VΤ  | FF" | CR | SO : | ST     |
|            | L | DLE         | DC1                 | DC2 | DC3 | DC4   | NAK | SYN          | ETB | CAN  | EM   | SUB      | ESC | FS  | GS | RS   | US     |
| orie :     | 2 | Telepania.  | 1                   | 11  | #   | \$    | 0.0 | S.           | 1.  | (    | . }  | *        | +   | ı   | •  |      | 7      |
| Significan | 3 | 0           | 1                   | 2   | 3   | 4     | 5   | 6            | 7   | . 8  | 9    | :        | ;   | <   | =  | >    | 7      |
|            | 4 | @           | A                   | В   | C   | D     | E   | F            | G   | Н    | I    | J        | К   | · L | 14 | N    | 0      |
| Most       | 5 | P           | . Q                 | R   | S   | T     | Ü   | * We         | W   | Χ    | γ    | Z        | T I | · X | i  |      | 1.10.1 |
|            | 6 | *           | a                   | ь   | C   | d     | e   | f            | g   | h    | i    | i        | k   | 1   | m  | · n  | 0      |
|            | 7 | P           | q                   | r   | S   | t.    | u   | y            | W   | Х    | ·y   | Z        | -{  | Ī   | 1  | ~    | DEL    |

- ASCII has some interesting properties:
  - Digits 0 to 9 span Hexadecimal values 30<sub>16</sub> to 39<sub>16</sub>
  - Upper case A-Z span 41<sub>16</sub> to 5A<sub>16</sub>
  - Lower case a-z span  $61_{16}$  to  $7A_{16}$
  - Lower to upper case translation (and vice versa) occurs by flipping bit 6 ( ) ( ) ( )

gic and Computer Decign Fundamentals, 40 werPoint® Slides 2008 Pearson Education, Inc. Chapter 1

#### UNICODE

- UNICODE extends ASCII to 65,536 universal characters codes:
  - Non-numeric
  - For encoding characters in world languages
  - Available in many modern applications
  - 2 byte (16-bit) code words

# if: 
$$n = 16$$
.

 $r = 2$ .

 $2^{16} = 65,000$ 

Chapter 1

PARITY BIT Error-Detection Codes ( ECC) الأخفاد الغرية فظ و تجد العظا فقط لا تقوا

Non-numeric

- detect odd number of erro
- Redundancy (e.g. extra information), in the form of extra bits, can be incorporated into binary code words to detect and correct errors
  - A simple form of redundancy is *parity*, an extra bit appended onto the code word to make the number of 1's odd or even. Parity can detect all single-bit errors and some multiple-bit errors
    - A code word has even parity if the number of 1's in the code word is even
    - A code word has odd parity if the number of 1's in the code word is odd

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides Chapter 1

#### 4-Bit Parity Code Example

Fill in the even and odd parity bits:

|                   | 100                 |                     |                    |                       |
|-------------------|---------------------|---------------------|--------------------|-----------------------|
|                   |                     | Even Parity Message | Odd Parity Message | *Ex: cool             |
| J 2               | have: 11            | 0000 parity bit.    | 0001               | A                     |
| 0011              | bit and             | 0011                | 001 <u>0</u>       | even parity adoparity |
| ا وی              | DIC caue            | 0101                | 0100               | 00010                 |
| parity=0          | Panty=1             | 0110                | 0111               | لکی یعنی عدد (۱)      |
| even parity       | ald purity          | 100[                | 100 <u>0</u>       | عدد دم روجی .         |
| 00110             | 00111               | 1010                | 1011               | غردي.                 |
| =<br>عدد الوادرات | =<br>عددالواددات    | 110 <u>0</u>        | 1101               | 144                   |
| رُوجِي لَاللَّا   | فردي لذلا<br>الريان | 1111                | 1110               | A4:1-2                |
| mritu 1           | ming ?              |                     |                    |                       |

"The code word "1111" has even parity and the code word "1110" has odd parity. Both can be used to represent the same 3-bit data \*\* Note to knows-

zsign FurxJamentats, 4e

Write the gray codes for:

() → ()

ایعدن امتلاف بین بنتوبت واحد

عقل بین بلت و بدن واحد

عقل بین بل علی علی و

Chapter 1

52

# Combinational Logic Circuits

- Digital (logic) circuits are hardware components that manipulate binary information.
- Integrated circuits: transistors and interconnections.
  - Basic circuits is referred to as <u>logic gates</u> (يواتبات منافقية)
  - The outputs of gates are applied to the inputs of other gates to form a digital circuit
- Combinational? Later...

## **Binary Logic and Gates**

- Binary variables take on one of two values
- Logical operators operate on binary values and binary variables
- Basic logical operators are the logic functions AND, OR and NOT Basic operator gates:

  OAND: , A GNOT: N/,/-
- Logic gates implement logic functions
- Boolean Algebra: a useful mathematical system for specifying and transforming logic functions
- We study Boolean algebra as a foundation for designing and analyzing digital systems!

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

### **Notation Examples**

- Examples:
  - $Z = X \cdot Y = XY = X \times Y$ : is read "Z is equal to X AND Y".
    - Z = 1 if and only if X = 1 and Y = 1; otherwise, Z = 0 (X = X) = X
- Z = X + Y = X Y : is read "Z is equal to X OR Y" Z = 1 if (only X = 1) or if (only Y = 1) or if (X = 1) and Y = 1)
- $Z = \overline{X} = X' = \sim X$ : is read "Z is equal to NOT X" Z = 1 if X = 0; otherwise, Z = 0 (apposite always.).
- Notice the difference between arithmetic addition and logical OR: العلية الجمع (+) . والعلية الجمع (+) . العلية الجمع العلية الجمع (علية المحلقة الجمع العلية المحلقة المحل
  - The statement: 1 + 1 = 2 (read "one plus one equals two")

\*is not the same as 1 + 1 = 1 (read "1 or)1 equals 1")

## **Operator Definitions**

• Operations are defined on the values "0" and "1" for each operator: معرّف الأعتمالات

| 100 5 8445 | A The first of the second |                                   |  |
|------------|---------------------------|-----------------------------------|--|
|            | OR                        |                                   | - 3  |
| 1. mis     | 0+0=0                     |                                   |  |
|            | 0 + 1 = 1                 | 7. J. H.                          |  |
|            | 1 + 0 = 1                 | i de                              |  |
|            | 1+1=1                     | 100 max                           |  |
|            |                           | 0 + 0 = 0 $0 + 1 = 1$ $1 + 0 = 1$ | $     \begin{array}{c c}       0 + 0 = 0 \\       0 + 1 = 1 \\       1 + 0 = 1     \end{array} $ |

$$= \frac{2}{2} \cdot \frac{1}{3} - \text{then } 2^2 = \frac{4}{3}$$

$$= \frac{2}{3} \cdot \frac{1}{3} - \frac{1}{3} \cdot \frac{1}$$

ogic and Computer Design Fundamentals, 4e PowerPoint<sup>©</sup> Slides 2008 Pearson Education, Inc. Chapter 2 - Part 1

**NOT** 

 $\overline{0} = 1$ 

 $\overline{1} = 0$ 

#### **Truth Tables**



- جمعال الامقالات.

  Truth table a tabular listing of the values of a function for all possible combinations of values on its arguments
- Example: Truth tables for the basic logic operations:


| In  | puts | Output          |
|-----|------|-----------------|
| X   | Y    | $Z = X \cdot Y$ |
| - 0 | 0    | 0               |
| ← 0 | 1    | 0               |
| 1   | 0    | 0               |
| 1   | 100  | عدد العاملا     |

| Inp | outs | Output    |  |  |
|-----|------|-----------|--|--|
| X Y |      | Z = X + Y |  |  |
| 0   | 0    | 0         |  |  |
| 0   | 1    | 1         |  |  |
| 1   | 0    | 1         |  |  |
| 1   | 1    | 44-1      |  |  |

| N   | ОТ                 | MSby ( | B      | E LSI |
|---|--------------------|--------|--------|-------|
| Inputs                                      | Output             | 0      | 0      | 6     |
| X   | $Z = \overline{X}$ | 0      | 10     | 1 0   |
| 0 -   | 1                  | 上      | 10     | 0     |
| 1   | 0                  | 1      | 1,     | 7,    |
| المرفلات=<br>المرفلات=<br>2'= 2<br>نال فعط. |                    | A-B-C  | - 75-2 | e]-F  |

- Using Switches
  - For inputs:
    - logic 1 is switch closed
    - logic 0 is switch open
  - For outputs:
    - logic 1 is light on
    - logic 0 is <u>light off</u>
  - NOT uses a switch such that:
    - logic 1 is switch open
    - logic 0 is switch closed

Normally-closed switch => NOT




Chapter 2 - Part 1


11

(not) 02008 Pearson Education,

Switches in parallel => OR




Switches in series => AND



#### Logic Function Implementation (Continued)

Example: Logic Using Switches



. Formula + by + circuit I cips Light is

and 
$$OFF(L = 0)$$
, otherwise.  $A \cdot B \cdot \overline{C} + D = AB\overline{C} + AD$ 

Useful model for relay circuits and for CMOS gate circuits, the foundation of current digital logic technology

Chapter 2 - Part 1

12

### Logic Gate Symbols and Behavior


Logic gates have special symbols: Z = X + YAND gate

OR gate

OR gate

NOT gate or inverter

• And waveform behavior in time as follows:




Chapter 2 - Part 1

14

# Gate Delay ( ( ( )

- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously (2)
- The delay between an input change(s) and the resulting output change is the *gate delay* denoted by  $t_G$ :




Logic and Computer Design Fundamentals, ita PowerPoint® Slides © 2008 Pearson Education, Inc.

Familian 3 - Englis

- Draw the logic diagram and the truth table of the following Boolean function:  $F(W, X, Y) = XY + W\bar{Y}$
- Logic Diagram:
- Truth Table:

| W | X   | Y    | F  |
|---|-----|------|----|
| 0 | .0  | 0    | 0  |
| 0 | 0 . | . 1  | -0 |
| 0 | 1   | 0    | 0  |
| 0 | 1   | 1    | 1. |
| 1 | 0   | 0    | 1. |
| 1 | 0.  | -1-2 | 0  |
| 1 | 1   | 0    | 1  |
| 1 | ·1  | 1    | 1  |



م من المارية ا مارية المارية المارية


This example represents a Single Output Function

Logic and Computer Design Fundamentats, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

### Example


- Draw the logic diagram and the truth table of the following Boolean functions:  $\underline{F}(W,X) = \overline{W}\overline{X} + W$   $G(W,X) = W + \overline{X}$
- Logic Diagram:
- Truth Table:

| W | X   | F | G  |
|---|-----|---|----|
| 0 | 0   | 1 | 1  |
| 0 | . 1 | 0 | 0  |
| 1 | 0   | 1 | 1  |
| 1 | 1   | 1 | ,1 |



■ This example represents a Multiple Output Function


Given the following logic diagram, write the corresponding Boolean equation:



Logic circuits of this type are called combinational logic circuits (since the variables are combined by logical operations)

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc. Chapter 2 - Part 1

2,1



### Some Properties of Identities & the Algebra

- If the meaning is unambiguous, we leave out the symbol "." \* AB = A.B = A ANDB
- The identities above are organized into pairs
  - The dual of an algebraic expression is obtained by interchanging (+) and (•) and interchanging 0's and 1's
  - The identities appear in <u>dual pairs</u>. When there is only one identity on a line the identity is <u>self-dual</u>, i. e., the dual expression = the original expression.

X = 0 + X: 24/0 ares (62).

 $\times$  Note:  $\overline{X} + \overline{Y} = \overline{X} \cdot \overline{Y} = \overline{X}$ 

ogic and Computer Design Fundamentals, 4e overPoint® Slides ≀2008 Pearson Education, Inc.

Chapter 2 - Part 1

23

#### ( 15 1. 16. 3 - 3. The ) **Boolean Operator Precedence**

- The order of evaluation in a Boolean expression is: أولويات العليات.
  - 1. Parentheses الأقال
  - 2. NOT not al
  - 3. AND and als
  - 4. OR or ally
- Consequence: Parentheses appear around OR expressions

Examples:  
• 
$$F = A(B + C)(C + \overline{D})$$

• 
$$F = \widehat{AB} = \widehat{AB}$$

$$F = AB + C$$

• 
$$F = A(B+C) = A \cdot B + A \cdot C$$

Pearson Education, Inc.

### Useful Boolean Theorems

| Theorem                          | Dual                              | Name           |
|----------------------------------|-----------------------------------|----------------|
| $x.y + \bar{x}.y = y$            | $(x+y)(\bar{x}+y)=y$              | Minimization   |
| $2 \cdot x + x \cdot y = x$      | $x.\left( x+y\right) =x$          | Absorption     |
| $3. x + \overline{x}. y = x + y$ | $x.(\bar{x}+y)=x.y$               | Simplification |
| $x.y + \bar{x}.z + y$            | $z = x \cdot y + \bar{x} \cdot z$ | Consensus      |
| $(x+y)(\bar{x}+z)(y+$            | z) = (x + y)(x + z)               | 0              |

 $\begin{array}{c}
\text{NotAO} \\
+ F(A_{9}B) = \sim A.B \longrightarrow_{A \text{ and } B} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B) \longrightarrow_{A \text{ not(A and B)}} \hat{\mathcal{L}} \otimes \\
\text{Low.} \times F(A_{9}B) = \sim (A.B$ 

# Example 1: Boolean Algebraic Proof

- Our primary reason for doing proofs is to learn:
  - Careful and efficient use of the identities and theorems of Boolean algebra
  - How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

# Example 2: Boolean Algebraic Proofs even though more than one variables X. yz+X.W+Wyz=Xyz+X.W.

| $AB + \overline{AC} + BC$                               | BC.De BCOLS                                |
|---|--|
| $=AB+\overline{A}C+1.BC$                                | $1.\mathbf{X} = \mathbf{X}$                |
| $= AB + \overline{A}C + (A + \overline{A}) \cdot BC$    | X+X=1 . The second second $X+X=1$          |
| $= AB + \overline{A}C + ABC + \overline{A}BC$           | Distributive Law بوزيع القوس: بكوريع القوس |
| $= AB + ABC + \overline{A}C + \overline{A}BC$           | Commutative Daw کرفت کرور                  |
| $= AB. 1 + AB. C + \overline{A}C. 1 + \overline{A}C. B$ | X.1 = X and Commutative Law                |
| $= AB(1+C) + \overline{A}C(1+B)$                        | Distributive Law . في المرادة على مستركة   |
| $=AB.1+\overline{A}C.1$                                 | 1+X=1                                      |
| $=AB+\overline{AC}$                                     | X.1 = X                                    |
|   |  |

### • $A + \bar{A}.B = A + B$ (Simplification Theorem)

| And the same district the same of the same |                        |
|--|------------------------|
| A+A.B.   | قور الع على القوس.     |
| $=(\underline{A}+\underline{\bar{A}})(A+B)$  | Distributive Law       |
| =1.(A+B)   | $X + \overline{X} = 1$ |
| =A+B   | X. 1 = X               |

• A.  $(\bar{A} + B) = AB$  (Simplification Theorem)


$$A: (\overline{A} + B)$$
  
 $= (A. \overline{A}) + (A. B)$  Distributive Law  
 $= 0 + AB$   $X: \overline{X} = 0 - 1$   
 $= AB$   $X + 0 = X$ 

# Proof of Minimization

البهان

 $A.B + \bar{A}.B = B$ 

. (نوباتنا) دانته لا عيهن (Minimization Theorem)



\* aue : A+A = 1.

•  $(A + B)(\bar{A} + B) = B$  (Minimization Theorem)

$$(A + B)(\bar{A} + B)$$

$$= B + (A. \bar{A})$$

$$= B + (A. \bar{A})$$

$$= B + (B) + (B)$$


$$= B + (B)$$

$$= B + (B) + (B)$$

$$= B + (B$$


# Proof of DeMorgan's Laws (1)

- $\overline{X + Y} = \overline{X}.\overline{Y}$  (DeMorgan's Law)
  - We will show that,  $\overline{X}$ .  $\overline{Y}$ , satisfies the definition of the complement of (X + Y), defined as  $\overline{X} + \overline{Y}$  by DeMorgan's Law.
  - To show this, we need to show that A + A' = 1 and A = A' = 1 with A = X + Y and  $A' = X' \cdot Y'$ . This proves that  $X' \cdot Y' = X + Y$ .



# Example 3: Boolean Algebraic Proofs

$$\overline{(X+Y)}Z+X\overline{Y}=\overline{Y}(X+Z)$$



ogic and Computer Design Funciamentals, 49 weerPoint® Slides

### **Boolean Function Evaluation**

• 
$$F_1 = xy\bar{z}$$

$$F_2 = x + \bar{y}z$$

$$F_3 = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}$$

$$F_4 = x\bar{y} + \bar{x}z$$

النعائي (۱) أو(٥) حسب العبارة وجالة المسألة أفضل من على جيع العبارات لحيع العبارة ووالة المسألة أفضل من على جيع العبارات لحيع العبر وه لا للسرعة والعبارات لحيع العبر الحابق.

| X | y | $\boldsymbol{z}$ | $F_1$ | $F_2$ | $ F_3 $ | $F_4$ |   |
|---|---|------------------|-------|-------|---------|-------|---|
| 0 | 0 | 0                | 0     | 0     | 1       | 0     |   |
| 0 | 0 | 1                | 0     | 1     | 0       | 1     |   |
| 0 | 1 | 0                | 0     | 0     | 0       | 0     |   |
| 0 | 1 | 1                | 0     | 0     | 1       | 1     |   |
| 1 | 0 | 0                | 0     | 1     | 1       | . 1   | 1 |
| 1 | 0 | 1                | 0     | ) [1  | 1       |       | 1 |
| 1 | 1 | 1                | ) 1   | 1     | 1       | 0     | 0 |
| 1 | - | 1                | 1     | 0     | 1       | 0     | 0 |

# Expression Simplification

- An application of Boolean algebra
- Simplify to contain the smallest number of literals (complemented and uncomplemented variables) المعقبر الكفيران النعير الأقل عد معكل المعالمة الم
- Example: Simplify the following Boolean expression
  - AB + A'CD + A'BD + A'CD' + ABCD

| AB + A'CD + A'BD + A'CD' + ABCD'   |   |
|--|---|
| = AB + ABCD + A'CD + A'CD' + A'BD  | Commutative law                           |
| = AB(1+CD) + A'C(D+D') + A'BD  | Distributive law                          |
| = AB.1 + A'C.1 + A'BD  | 1 + X = 1 and $X + X' = 1$                |
| =AB+A'C+A'BD   | $\{1, \dots, 1\} = X \cdot 1 = X \cdot 1$ |
| = AB + A'BD + A'C  | Commutative law                           |
| =B(A+A'D)+A'C  | Distributive law                          |
| $= B(A+D) + A'C \rightarrow 5$ Literals  | Simplification Theorem                    |
| Established Control of the Control o |   |

ic and Computer Design Fundamentals, 40 rerPoint® Stides 10% Pearson Education, Inc.

# Complementing Functions ....

- Use DeMorgan's Theorem to complement a function:
  - 1. Interchange AND and OR operators
  - 2. Complement each constant value and literal
- Example: Complement F = x'yz' + xy'z'

$$F' = (x + y' + z)(x' + y + z)$$

• Example: Complement G = (a' + bc)d' + e

$$G' = (a(b' + c') + d).e'$$

### Example

• Show that F = x'y' + xy' + x'y + xy = 1

• Solution1: Truth Table


|   | X | у  | F |
|---|---|----|---|
|   | 0 | 0  | 1 |
|   | 0 | 1  | 1 |
|   | 1 | 0  | 1 |
|   | 1 | 11 | 1 |
| - |   |    |   |


\* علام : عند وجود جميع المقالات البعير ضلال الدنتران هذا يعني بنت الجواب دائماً (۱).
الاعتمالات جميعا هي: { XX } ولا X } ولا X }

• Solution2: Boolean Algebra

$$x'y' + xy' + x'y + xy$$
  
=  $y'(x' + x) + y(x' + x)$  Distributive law  
=  $y'.1 + y.1$   $X + X' = 1$   
=  $y' + y$   $X.1 = X$   
= 1

### Examples





Find the dual and the complement of f = wx + y'z, 0 + w'z

• Dual(f) = 
$$(w+x)(y+z+1)(w+z)$$
•  $f' = (w!+x')(y+z'+1)(w+z')$ 

Function

Chapter 2 - Part 1

ogic and Computer Design Fundamentals 2006 Pearson Education, Inc.

39

CHALLES GOL

#### Minterms

- Minterms are AND terms with every variable present in either true or complemented form

  مرتبت الترتب الأبيت الأبوري (عام الترتب الأبوري)

  (الا الموادي الترتب الأبوري)
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g.,  $\bar{x}$ ), there are  $2^n$  minterms for n variables
- Example: Two variables (X and Y) produce  $2^2 = 4$  combinations:
  - O X.Y (both normal)
  - $(X, \overline{Y})$  (X normal, Y complemented)
- $\bar{x}$ . (X complemented, Y normal)
- $\Theta$   $\overline{X}\overline{Y}$  (both complemented)
- Thus there are four minterms of two variables

c and Computer Design Fundamentals, 4e

Chapter 2 - Part 1

Charles that the

### Maxterms and Minterms

Examples: Three variable (X, Y, Z) minterms and maxterms

minterm dis x of poul maxterm minterm o:  $\overline{X}\overline{y}\overline{z}$ maxterm o:  $\overline{X}+y+\overline{z}$ minterm i:  $\overline{X}\overline{y}$  =

| Index | Minterm (m)             | Maxterm (M)                   |
|-------|-------------------------|-------------------------------|
| 100.  | $ar{X}.ar{Y}.ar{Z}$     | X+Y+Z                         |
| 1     | $ar{X}ar{Y}Z$           | $X+Y+\bar{Z}$                 |
| 2     | $ar{X}$ . $Y$ . $ar{Z}$ | $X + \overline{Y} + Z$        |
|       | $\bar{X}YZ$             | $X + \bar{Y} + \bar{Z}$       |
| ; 4   | $Xar{Y}.ar{Z}$          | $\bar{X} + Y + Z$             |
| 5     | X\overline{Y}.Z         | $\bar{X} + Y + \bar{Z}$       |
| 6,,,( | $XY.ar{Z}$              | $\bar{X} + \bar{Y} + Z$       |
| 7     | X.Y.Z                   | $\bar{X} + \bar{Y} + \bar{Z}$ |

mintermell co boli x

ai Triedl Rep gair ini

loise Variables 1 US of

The law complement

Third is in maxtorm

true I all or COLE

■ The <u>index</u> above is important for describing which variables in the terms are true and which are complemented

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

### Standard Order

- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the same order (usually alphabetically)
- Example: For variables a, b, c:
  - Maxterms:  $(a+b+\overline{c}), (a+b+c)$
- Terms: (b+a+c),  $a\bar{c}b$ , and (c+b+a) are NOT in standard order.
  - Minterms:  $a\overline{b}c$ , abc,  $\overline{a}\overline{b}c$
  - Terms: (a+c),  $\overline{b}c$ , and  $(\overline{a}+b)$  do not contain all variables

### Index Example: Three Variables

| * for minterm: 0 - complemented. | ( * for maxtem: 0 - true. |
|----------------------------------|---------------------------|
| true.                            | \ - Complemented.         |

| Index<br>(Decimal) | Index (Binary)<br>n = 3 Variables | Minterm (m)                       | Maxterm (M)                         |
|--------------------|-----------------------------------|-----------------------------------|-------------------------------------|
| 0                  | 000                               | $m_0 = \bar{X}\bar{Y}\bar{Z}$     | $M_0 = X + Y + Z$                   |
| 1                  | 001                               | $m_1 \equiv \bar{X} \bar{Y} Z$    | $M_1 = X + Y + \bar{Z}$             |
| 2                  | 010                               | $m_2 = \bar{X}Y\bar{Z}$           | $M_2 = X + \overline{Y} + Z$        |
| 3                  | OLT                               | $m_3 = \overline{X}Y\overline{Z}$ | $M_3 = X + \bar{Y} + \bar{Z}$       |
| 4                  | 100                               | $m_4 = X\bar{Y}\bar{Z}$           | $M_4 = \overline{X} + Y + Z$        |
| 5                  | 101                               | $m_5 = X\bar{Y}Z$                 | $M_5 = \bar{X} + Y + 2$             |
| 6                  | 110                               | $m_6 = XY\bar{Z}$                 | $M_6 \equiv \bar{X} + \bar{Y} + Z$  |
| 7                  | 141                               | $m_7 = XYZ$                       | $M_7 = \bar{X} + \bar{Y} + \bar{X}$ |

\* الغيق فقط أنه تم زيادة عدد المتغيرات ,

| i (Decimal) | i (Binary)<br>n = 4 Variables | m <sub>i</sub>         | $\mathbf{M_i}$                          |
|-------------|-------------------------------|------------------------|---|
| 0           | 0000                          | $ar{a}ar{b}ar{c}ar{d}$ | a+b+c+d                                 |
| 1           | 0001                          | $\bar{a}ar{b}ar{c}d$   | $a+b+c+\bar{d}$                         |
| 3           | 0011                          | $\bar{a}ar{b}cd$       | $a+b+\bar{c}+\bar{d}$                   |
| 5           | 0101                          | ābēd                   | $a + \bar{b} + c + \bar{d}$             |
| 7           | 0111                          | $\bar{a}bcd$           | $a + \bar{b} + \bar{c} + \bar{d}$       |
| 10          | 1010                          | $aar{b}car{d}$         | $\bar{a} + b + \bar{c} + d$             |
| 13          | 1101                          | abēd                   | $\bar{a} + \bar{b} + c + \bar{d}$       |
| 15          | 1111                          | abcd                   | $\bar{a} + \bar{b} + \bar{c} + \bar{d}$ |

#### Minterm and Maxterm Relationship

- Review: DeMorgan's Theorem
  - $\overline{x.y} = \overline{x} + \overline{y}$  and  $\overline{x+y} = \overline{x}.\overline{y}$
- Two-variable example:
  - $M_2 = \bar{x} + y$  and  $m_2 = x.\bar{y}$
  - Using DeMorgan's Theorem  $\rightarrow \overline{x} + y = \overline{x}.\overline{y} = x.\overline{y}$
  - Using DeMorgan's Theorem  $\rightarrow \overline{x}.\overline{y} = \overline{x} + \overline{y} = \overline{x}.y$
  - Thus, M<sub>2</sub> is the complement of m<sub>2</sub> and vice-versa
- Since DeMorgan's Theorem holds for n variables, the above holds for terms of n variables:

$$M_i = \overline{m_i}$$
 and  $m_i = \overline{M_i}$  . Let use we set  $\star$ 

Thus, M<sub>i</sub> is the complement of m<sub>i</sub> and vice-versa

#### **Function Tables for Both**

• Minterms of 2 variables:

\* علصة محون الرقم (١) موجود مجالة وهدة والناتي أصفكر (٥). \* لافط بأن الرقم (١) قليل حيمرًا لله الذلك motorm.

here is a finding the same of the same of the

| xy | m <sub>0</sub> | m <sub>1</sub> | m <sub>2</sub> | m <sub>3</sub> |
|----|----------------|----------------|----------------|----------------|
| 00 | 1              | 0              | 0              | 0              |
| 01 | 0              | 1              | 0              | .0             |
| 10 | 0              | 0              | 1              | 0              |
| 11 | 0              | 0              | 0              | 1              |

Maxterms of 2 variables:

\* محماعلنا سابعًا بأن أنه = : M ميث الله أنهم عكس البعن . \* فلاظ بأن الدقم () سائد كثيرًا لذلك maxterm .

| хy | $M_0$ | $\mathbf{M_1}$ | M <sub>2</sub> | $M_3$ |
|----|-------|----------------|----------------|-------|
| 00 | 0     | 1              | 1              | 1     |
| 01 | 1     | 0              | 1              | 1     |
| 10 | 1     | 1              | 0              | 1     |
| 11 | 1     | 1              | 1              | 0)    |

■ Each column in the maxterm function table is the complement of the column in the minterm function table since  $M_i$  is the complement of  $m_i$ .  $M_i = \overline{m_i}$   $\sqrt{\overline{M_i}} = m_i$ 

Logic and Computer Design Fundamentals, 4e

Chanter 2 - Part 1

#### **Observations**

- In the function tables:
  - Each *minterm* has one and only one 1 present in the  $2^n$  terms (a minimum of 1s). All other entries are 0.
  - Each maxterm has one and only one 0 present in the  $2^n$  terms All other entries are 1 (a maximum of 1s).
- We can implement any function by
  - "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function.
  - "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function.
- This gives us two <u>canonical forms</u> for stating any Boolean function:
  - Sum of Minterms (SOM)  $\rightarrow$  f(x,y) = xy + xy.
  - Product of Maxterms (POM)

### Minterm Function Example

■ Example: Find  $F_1 = m_1 + m_4 + m_7$ 

|        | FANZ | x'y'z | +xy'z' | +xvz. | ه ول الذين يكون حواجم (١) بالدسمان | (Some of minterin) |
|--------|------|-------|--------|-------|------------------------------------|--------------------|
| 1.51.4 |      | 081   | 150    | mark. | جاجم (ا) بالسامان                  | (SOH)              |

| xyz   | Index | $m_1 + m_4 + m_7 = F_1$ |
|-------|-------|-------------------------|
| 000   | 0     | 0 + 0 + 0 = 0           |
| 001   | 1     | 1 + 0 + 0 = 1           |
| 010   | 2     | 0 + 0 + 0 = 0           |
| 011   | 3     | 0 + 0 + 0 = 0           |
| 100   | 4     | 0+1+0=1                 |
| 101   | 5     | 0 + 0 + 0 = 0           |
| , 110 | 6     | 0 + 0 + 0 = 0           |
| 111   | 7     | 0+0+1=1                 |

vic and Computer Design Fundamentals, 4e werPoint® Slides Chapter 2 - Part 1

#### Minterm Function Example

- $F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$ ((4, 1), 9,5)  $= m_2 + m_9 + m_{17} + m_{23}$
- F(A,B,C,D,E) = A'B'C'DE' + A'BC'D'E + AB'C'D'E + AB'CDE

\* علافظة هـ أوَا الـ (maxterms) تغيرنا عن الأماكن التي يكون فيها الـ (function) = معنى . (٥) . و كذلا أرقام الـ (function) تخبرنا عن الأماكن التي يكون فيها الـ (function) = واحد (١) .

# Maxterm Function Example

- Example: Implement F1 in maxterms:

| xyz | Index    | $M_0 . M_2 . M_3 . M_5 . M_6 = F_1$ |
|-----|----------|-------------------------------------|
| 000 | 0        | 0.1.1.1.1=0                         |
| 001 | · 1 .    | 1.1.1.1.1=1                         |
| 010 | 2_       | 1.0.1.1.1=0                         |
| 011 | 3        | 1.1.0.1.1=0                         |
| 100 | 4        | 1.1.1.1.1=1                         |
| 101 | 5_       | 1. 1. 1. 0. 1 = 0                   |
| 110 | <u>6</u> | 1.1.1.0=0                           |
| 111 | 7-7      | 1.1.1.1.1.1.1                       |

# Canonical Sum of Minterms

- Any Boolean function can be expressed as a Sum of Minterms (SOM):
  - · For the function table, the minterms used are the terms corresponding to the 1's
  - · For expressions, expand all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term  $(v + \bar{v})$
- Example: Implement  $f_{x,y} = x^2 + \bar{x}\bar{y}$  as a SOM? not (SOM) but
  - Expand terms  $\rightarrow f = x(y + \bar{y}) + \bar{x}\bar{y}$

(some of products)


- 2. Distributive law  $\rightarrow f = xy + x\overline{y} + x\overline{y}$ 3. Express as SOM  $\rightarrow f = m_3 + m_2 + m_0 = m_0 + m_2 + m_3$

Chapter 2 - Part 1

## **Shorthand SOM Form**



- From the previous example, we started with:
  - $F = A + \overline{B}C$
- We ended up with:
  - $F = m_{\hat{1}} + m_{\hat{2}} + m_{\hat{5}} + m_{\hat{6}} + m_{\hat{7}}$
- This can be denoted in the formal shorthand:
  - $F(A, B, C) = \sum_{m} (1, 4, 5, 6, 7)$
- Note that we explicitly show the standard variables in order and drop the "m" designators.



### Canonical Product of Maxterms

- Any Boolean Function can be expressed as a Product of Maxterms (POM):
  - For the function table, the maxterms used are the terms corresponding to the 0's
- $(\nabla + \vec{v}) = X$ . For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second X+ (v. V)=X distributive law, "ORing" terms missing variable v with  $(v \cdot \bar{v})$  and then applying the distributive law again
  - Example: Convert  $f(x, y, z) = x + \bar{x}\bar{y}$  to POM?
    - Distributive law  $\rightarrow f = (x + \bar{x}) \cdot (x + \bar{y}) = x + \bar{y}$
    - ORing with missing variable (z)  $\rightarrow f = x + \bar{y} + z \cdot \bar{z}$
    - Distributive law  $\rightarrow f = (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z})$
    - Express as POS  $\rightarrow f = M_2 \cdot M_3$

# **Another POM Example**

- Convert f(A, B, C) = AC' + BC + A'B' to POM?
- Use  $x + yz = (x + y) \cdot (x + z)$ , assuming x = AC' + BC and y = A' and z = B'•  $f(A, B, C) = (AC' + BC + A') \cdot (AC' + BC + B')$
- Use Simplification theorem to get:
  - $f(A,B,C) = (BC + A' + C') \cdot (AC' + B' + C)$
- Use Simplification theorem again to get:
  - $f(A,B,C) = (A'+B+C') \cdot (A+B'+C) = M_5 \cdot M_2$
  - $f(A, B, C) = M_2 \cdot M_5 = \prod_{M} (2,5) \rightarrow \underline{Shorthand} \ POM$ form

    (multiply) ((4) is)

ogic and Computer Design Fundamentals, 4s lowerPoint® Stides

#### **Function Complements**

- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Example: Given  $F(x, y, z) = \sum_{m} (1,3,5,7)$ , find complement F as SOM and POM?  $\sum_{f(x,y,z)=m, +m_3+m_5+m_7} (x,y,z) = \sum_{m} (1,3,5,7)$ 
  - $\bar{F}(x, y, z) = \sum_{m} (0, 2, 4, 6) \in M$
  - $\bar{F}(x,y,z) = \prod_{M} (1,3,5,7)$  (POM)

$$f(x,y,t) = \sum_{m} (1,3,5,7) = T_{M}(0,2,4,6).$$
  
 $f(x,y,t) = \sum_{m} (0,2,4,6) = T_{M}(1,3,5,7).$ 

# Conversion Between Forms

- To convert between sum-of-minterms and product-of-maxterms form (or vice-versa) we follow these steps:
  - Find the function complement by swapping terms in the list with terms not in the list.
  - 2. Change from products to sums, or vice versa.
- **Example:** Given F as before:  $F(x, y, z) = \sum_{m} (1,3,5,7)$ 
  - Form the Complement: 8 variables, means:  $2^3 = 8$ , means from (0-7)  $\overline{F}(x,y,z) = \sum_{m} (0,2,4,6)$
  - Then use the other form with the same indices this forms the complement again, giving the other form of the original function:

# Important Properties of Minterms

Maxterms are seldom used directly to express Boolean functions \* Minterms are used more than Maxterms.

(mustion) / ili) (maxterm) ) awing al (complement) 11 in (function) is x


- Minterms properties: (1) and olive (function) It do open (minterm) It do ols 15] ×
  (1) and olive (function) It do open (maxterms) It do ols 15] ×
  - For n Boolean variables, there are  $2^n$  minterms (0 to  $2^n$  -1)
  - Any Boolean function can be represented as a logical sum of minterms (SOM)
  - The complement of a function contains those minterms not included in the original function موجودة بالاقتران يحتوي على المحتد الفي المعتران نفسه (مكتلة لها)
- A function that include all the 2<sup>n</sup> minterms is equal to 1


. (i) (0) go (function) 1) (complement)))

and Computer Design Fundamentats, 4e Foint<sup>®</sup> Slides <sup>®</sup> Pearson Education, Inc.

### Standard Forms

- Standard Sum-of-Products (SOP) form: equations are written as an OR of AND terms f(x,y) = (x,y) + (
- Standard Product-of-Sums (POS) form: equations are written as an AND of OR terms  $f(x,y) = (x+y) \cdot (x+\bar{y}) \cdot (x+\bar{y}) \cdot (x+\bar{y})$
- **Examples:** 
  - SOP:  $ABC + \bar{ABC} + B \longrightarrow \text{not} (50H)$
  - POS: (A + B).  $(A + \overline{B} + \overline{C})$ .  $C \longrightarrow \text{rot} (BOH)$
- These "mixed" forms are neither SOP nor POS
  - $(\overline{AB} + C)(A + C)$






### Standard Sum-of-Products (SOP)

- A sum of minterms form for *n* variables can be written down directly from a truth table
- Implementation of this form is a two-level network of gates such that:
  - The first level consists of n-input AND gates, and .Variobles I) IL = n = (inputs) ILLE \*
  - The second level is a single OR gate (with fewer than  $2^n$  inputs)

This form often can be simplified so that the corresponding circuit is simpler

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides

S Pearson Ertucation, Inc.




# AND/OR Two-level Implementation of SOP Expression

## Two-level Implementation


Draw the logic diagram of the following boolean function:

• f = AB + C(D + E)



بو سرط 8 - المقدّل باستعزام اله (sates) على مره لين. Represent the function using two-level implementation:

•  $f = AB + CD + CE \rightarrow SOP$ 



#### SOP and POS Observations

- The previous examples show that:
  - · Canonical Forms (Sum-of-minterms, Product-of-Maxterms), or other standard forms (SOP, POS) differ in complexity
  - Boolean algebra can be used to manipulate equations into simpler forms.
  - · Simpler equations lead to simpler two-level \* sie lize what: MOZ = 908 implementations
- **Questions:** 
  - · How can we attain a "simplest" expression?
  - Is there only one minimum cost circuit?
  - The next part will deal with these issues.

#### Literal Cost

- Literal: a variable or its complement المحافظة عليه المعامة عليه المعامة عليه المعامة عليه المعامة عليه المعامة عليه المعامة المعامة عليه المعامة المعامة المعامة عليه المعامة المعام
- Literal cost (L): the number of literal appearances in a Boolean expression corresponding to the logic circuit diagram
- Examples:

• 
$$F = BD + AB'C + AC'D'$$

•  $AB'C + AC'D'$ 

Variables — Variable

■ 
$$L = 8$$
 (Minimum cost  $\rightarrow$  Best solution)

• 
$$F = BD + AB'C + AB'D' + ABC'$$

$$L = 11$$

• 
$$F = (A + B)(A + D)(B + C + D')(B' + C' + D)$$

$$L = 10$$

Chapter 2 - Part 2

gic and Computer Design Fundamentals, 4e werPoint® Slides

#### Gate Input Cost (G)

- Gate input cost (G): the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (G: inverters not counted, GN: inverters counted)
- For SOP and POS equations, it can be found from the equation(s) by finding the sum of: \* G= L+ number of terms excluding single variable ter
  - All literal appearances
  - The number of terms excluding single literal terms, (G) and
  - optionally, the number of distinct complemented single literals (GN).
- Examples:

Examples:  $F = BD + AB'C + AC'D^{-1}$ Number of ucuriables complemented (invertions) = 3.

Number of terms = 3 G = 11, GN = 14 (Minimum cost  $\Rightarrow$  Best solution)

(les organisation)


• F = BD + AB'C + AB'D' + ABC'

- G = 15, GN = 18 F = (A + B)(A + D)(B + C + D')(B' + C' + D) \* 4 terms.\* 10 number of variables
  - G = 14, GN = 17

\* complemented variables: 3

Fundamentals, de






GN(gate input count with NOTs) adds the inverter inputs

Logic and Computer Design Fundamentals, 4e PowerPoint® Bildes © 2008 Pearson Education, Inc.


#### Cost Criteria (continued)

- Example 2:
- F = (A, B, C, D) = (ABC + D').C'
  - L = 5
  - G = 5 + 2 = 7  $\sigma$  because distributive law. ABCC +  $\sigma$ C.

• GN = 7 + 2 = 9



### Cost Criteria (continued)



# Karnaugh Maps (K-map)

- A K-map is a collection of squares 2" = عددالمرجاتا
  - Graphical representation of the truth table
  - Each square represents a minterm, or a maxterm, or a row in the truth table
  - For n-variable, there are 2<sup>n</sup> squares
- The collection of squares is a graphical representation of a Boolean function alle function alle function in function) of (ones) I see to prince of one see to prince of one variable (one variable).

  Adjacent squares differ in the value of one variable (one variable).

  - Alternative algebraic expressions for the same function are derived by recognizing patterns

2008 Pearson Education

# Two Variable Maps

### A 2-variable Karnaugh Map:

ا \* کل ها مربعین غذافون ar أو (Variable)

| ) | Note that minterm m <sub>0</sub> and  | ( )   |  |                  |
|---|---|-------|--|------------------|
|   | (1)   | +2    | y = 0  | y = 1            |
|   | minterm m <sub>1</sub> are "adjacent"   | x = 0 | $m_0 = \bar{x}\bar{y}$   | $m_1 = \bar{x}y$ |
| 1 | and differ in the value of the  |       |  |                  |
|   | Wert Land Company of the Company of |       | A STATE OF THE STA |                  |

#### variable y

- Similarly, minterm m<sub>0</sub> and minterm m<sub>2</sub> differ in the x variable
- Also, m<sub>1</sub> and m<sub>3</sub> differ in the x variable as well
- Finally, m<sub>2</sub> and m<sub>3</sub> differ in the value of the variable y

- Contractor

# K-Map and Truth Tables - 2" = 11 31 C Yours one columns.

The K-Map is just a different form of the truth table implementation of

Example: Two variable function

• We choose a,b,c and d from the set  $\{0,1\}$  to implement a particular function, F(x,y)

| Input Values (x, y) | $\mathbf{F}(\mathbf{x},\mathbf{y})$ |
|---------------------|-------------------------------------|
| 00                  | a                                   |
| 01                  | <b>b</b>                            |
| 10                  | c                                   |
| 11                  | d                                   |

| (3)03/00/ |            |
|-----------|------------|
| y = 0     | y = 1      |
| å         | ° <b>b</b> |
| 10<br>C   | d          |
|           | y = 0      |

Truth Table

Same Implementation K-Map for the function.

Chapter 2 - Part 2

14

--- rart 2

# K-Map Function Representation

• Example: F(x, y) = x

| F(x,y)=x         | y = 0 | y = 1 |
|------------------|-------|-------|
| $\mathbf{x} = 0$ | Ō     | 0     |
| x = 1            | 1     | 1     |

• For function F(x, y), the two adjacent cells containing 1's can be combined using the Minimization Theorem:

$$\begin{array}{lll} X.(\vec{y}+\vec{y}) = & \leftarrow F(x,y) = x\bar{y} + xy = x \\ X \cdot 1 = [X] & \text{of } y = 0 \\ \text{Sundian} & \text{function} & \text{function} \\ \text{Sides} & \text{function} & \text{function} & \text{function} \\ \text{Sides} & \text{function} & \text{function} & \text{function} \\ \text{Sundian} & \text{function} & \text{function} & \text{function} \\ \text{function$$

### K-Map Function Representation

For G(x, y), two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

$$G(x,y) = (x\overline{y} + xy) + (\overline{x}y + xy) \Big|_{\stackrel{||}{\longrightarrow} \stackrel{||}{\longrightarrow} \stackrel{||}$$

Poter Design Fundamentals, 4e

# Three Variable Maps

م مديل أماكنتهم ، لكي يختلف لحل مربع عن الموبع المجاور A three-variable K-map:

| (ا bit) با ما    |         |         |         | 3       |
|------------------|---------|---------|---------|---------|
| 12 -             | yz = 00 | yz = 01 | yz = 11 | yz = 10 |
| $\mathbf{x} = 0$ | $m_0$   | $m_1$   | $m_3$   | $m_2$   |
| $\mathbf{x} = 1$ | $m_4$   | $m_5$   | $m_7$   | $m_6$   |

Where each minterm corresponds to the product terms:

$$F(x,y,\overline{z}) = T(y(0,1,3,4)) \rightarrow Zeros$$

$$yz = 00 \quad yz = 01 \quad yz = 11 \quad yz = 10$$

$$x = 0 \quad \overline{x}\overline{y}\overline{z} \quad \overline{x}\overline{y}z \quad \overline{x}yz \quad \overline{x}y\overline{z}$$

$$x = 0 \quad \overline{x}\overline{y}\overline{z} \quad xy\overline{z} \quad xy\overline{z}$$

$$x = 1 \quad x\overline{y}\overline{z} \quad xy\overline{z} \quad xy\overline{z}$$

$$x = 1 \quad x\overline{y}\overline{z} \quad xy\overline{z} \quad xy\overline{z}$$

$$(m_3 = m_2) \stackrel{\text{dis}}{\text{clis}} (m_4 = m_6)$$

Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map


Logic and Computer Design Fundamentals, 4e PowerPoint® Sildes © 2008 Pearson Education, Inc.

# Alternative Map Labeling

- Map use largely involves:
  - · Entering values into the map, and
  - · Reading off product terms from the map

Alternate labelings are useful:

| $\overline{X}$ 0 | 1                | 3      | 2                         |
|------------------|------------------|--------|---------------------------|
| Y 4              | 5                | 7      | 6                         |
| $\overline{z}$   | The Section 2 is | Z      | $\overline{\overline{Z}}$ |
| (                | by               | defult | نقائية:                   |



### **Example Functions**

By convention, we represent the minterms of F by a "1" in the map and leave the minterms of F blank (9) day

Example:

| • | $F(x, y, z) = \sum_{m} (2,3,4,5)$ |
|---|-----------------------------------|
|   | = = (64) = TIM (6) = 6,7).        |

|   | 1     |        |        |   |
|---|-------|--------|--------|---|
|   | 0     | 10     | 3<br>1 | 1 |
| X | 1     | 5<br>1 | 70     | 6 |
|   | n'iji |        | Z      | 1 |

Example:

2008 Pearson Education, Inc.

• 
$$G(a,b,c) = \sum_{m} (3,4,6,7)$$

| + | 1  |            | 1 |
|---|----|------------|---|
| 1 |    | Z          | 1 |
| • | le | ast mifice |   |


|    | (Ze | ros p | b      |   |
|----|-----|-------|--------|---|
|    | 0   | 1     | 3<br>1 | 2 |
| a  | 1   | 5     | 7 1    | 6 |
| ?. |     |       | C      |   |

Learn the locations of the Sindices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries

(Kemap) It or in cricio con function it po variables I in it x

Chapter 2 - Part 2

#### **Functions**



Enter the function on the K-Map

• Function can be given in truth table, shorthand notation, SOP, ... etc

· Example:

$$F(x,y) = \bar{x} + xy$$

• 
$$F(x,y) = \sum_{m} (0,1,3)$$

| -   | )     | 1000                 |
|-----|-------|----------------------|
| 2   | = 46  | Squares<br>(1< -max) |
| 1.1 | 11.   | (100.00)             |
|     | . Lue | -(K-max)             |
|     | Him   | re.                  |

| x | y   | $\mathbf{F}(\mathbf{x},\mathbf{y})$ |
|---|-----|-------------------------------------|
| 0 | 0 0 |                                     |
| 0 | 1   | 1                                   |
| 1 | 0   | 0                                   |
| 1 | 1   | 1                                   |

|      |        | y      |
|------|--------|--------|
| 20.4 | 0<br>1 | 1<br>1 |
| x    | 20     | 3<br>1 |

Combining squares for simplification

• Rectangles that include power of 2 squares {1, 2, 4, 8, ...}

• Goal: Fewest rectangles that cover all 1's → as large as possible

Determine if any rectangle is not needed
(not essential)

Read-off the SOP terms

نكتن مايفلع معنا (الناع) بدلالة وم وهكذا

m ( puter Design Fundamentals, 4e

cation, Inc.

# **Combining Squares**

- By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria
- \* On a 2-variable K-Map:  $\mathcal{F}(x,y)$ .
  - Qne square represents a minterm with two variables
  - Two adjacent squares represent a product term with one variable
  - Four "adjacent" terms is the function of all ones (no variables) = 1.  $\chi^2 = 4$
- $\nearrow$  On a 3-variable K-Map:  $\mathcal{F}(x, y, z)$ 
  - One square represents a minterm with three variables
  - Two adjacent squares represent a product term with two variables
  - · Four "adjacent" terms represent a product term with one variable
  - Eight "adjacent" terms is the function of all ones (no variables) = 1.  $2^3 = 5$

Logic and Computer Design Fundamentals, 4e PowerPoint® Sildes
© 2008 Pearson Education, Inc.

## Example: Combining Squares

- Example:  $F(x, y, z) = \sum_{m} (2,3,6,7)$
- $F(x, y, z) = \bar{x}y\bar{z} + \bar{x}yz + xy\bar{z} + xyz$
- Using Distributive law By Boolean Expressions •  $F(x, y, z) = \bar{x}y + xy$

\* when we have a function with (2 variables Using Distributive law again عندما يَوَهُ لدنِنا (١) وَلا تُحِيُّعُ مِع (١) غِيرِها ﴾ ويون تفيله بمتفيِّرين (١) عندما يوة لدنيا (١) ولا تُحِيُّعُ مِع (١) غِيرِها ﴾

by the F(x,y,z) = y (Mariables) (Qvariables) (Qvariables) F(x,y,z) = y (Mariables) (Qvariables) F(x,y,z) = y (Mariables) F(x,y,z) = y (Mariables)

Thus, the four adjacent terms that form a  $2\times2$ square correspond to the term "y")


### Three-Variable Maps

- Reduced literal product terms for SOP standard forms correspond to rectangles on K-maps containing cell counts that are powers of 2 النام تجمع بجها أن بون الله (۱) كالماليد (۱)
- Rectangles of 2 cells represent 2 adjacent minterms
- Rectangles of 4 cells represent 4 minterms that form a "pairwise adjacent" ring
- Rectangles can contain non-adjacent cells as illustrated by the "pairwise adjacent" ring above

# Three-Variable Maps

Example shapes of 2-cell rectangles:

٠٠ \* مكان ال (٤٠٤٠ X) كابت داعًا - ([east significant)]) (mast significant) uns



- Read-off the product terms for the rectangles shown:
  - $Rect(0,1) = \bar{X}\bar{Y}$
  - $Rect(0,2) = \bar{X}\bar{Z}$
  - Rect(3,7) = YZ

Chapter 2 - Part 2

#### Four Variable Terms

Four variable maps can have rectangles corresponding to: which means:

- A single 1: 4 variables (i.e) Minterm) F=(4) variables.
- Two 1's: 3 variables
   Four 1's: 2 variables
   Eight 1's: 1 variable
   Two 1's: 4 پر میں مقال مقال کے پر العقال مقال کے پر العقال مقال کے پر العقال مقال کے پر العقال کے پر العقال


- Sixteen 1's: zero variables (function of all ones) F=1.

puter Design Fundamentals, 4e

Chapter 2 - Part 2


# Four-Variable Maps

Example shapes of 4-cell rectangles:



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

•  $F(W, X, Y, Z) = \sum_{m} (0,2,4,5,6,7,8,10,13,15)$ 




 $F(W,X,Y,Z) = XZ + \bar{X}\bar{Z} + \bar{W}X$ 

ogic and Computer Design Fundamentals, He lowerPoint® Slides 2008 Pearson Education, Inc. Chapter 2 - Part 2

**Scanned with CamScanner** 

# Four-Variable Map Simplification

•  $F(W,X,Y,Z) = \sum_{m} (3,4,5,7,9,13,14,15)$ 



 $F(W,X,Y,Z) = \overline{W}YZ + \overline{W}X\overline{Y} + WXY + W\overline{Y}Z$ 

Computer Design Fundamentals, 4e Sides Foucation, Inc.

### Systematic Simplification

\* Impicant = term

Essential

Implicant: is a product term obtained by Prime combining the maximum possible number of adjacent squares in the map into a rectangle with the number of \* The maximum possible number of ajacent terms.


(ones) Elelelement dias 159 area del \* squares a power of 2

- A prime implicant is called an Essential Prime Implicant if it is the only prime implicant that covers (includes) one or more minterms
- Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map
- A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

Chapter 2 - Part 2

# **Example of Prime Implicants**

Find ALL Prime Implicants



# Prime Implicant Practice

Find all prime implicants for:

$$F(A, B, C, D) = \sum_{m} (0,2,3,8,9,10,11,12,13,14,15)$$

- Prime Implicants: [Essentials].
  - A
  - *B̄C*
  - $\bar{B}\bar{D}$

| Ī  | 0 * | 1         | 3 *          | 2             | rec (0,2): este       |
|----|-----|-----------|--------------|---------------|-----------------------|
|    | 4   | 5         | 7            | 6.            | B g realization . The |
|    | 12  | 13<br>1 * | 15           | 14<br>1 *     | B g reac              |
| 4  | 8'  | 9 *<br>1  | بر<br>ا<br>ا | -10====<br>11 | <u></u>               |
| •= |     |           | d<br>D       | 1             |                       |

Logic and Computer Design Fundamentals, 4e PowerPoint® Sildes © 2008 Pearson Education, Inc.


### **Another Example**


Find all prime implicants for:

$$G(A, B, C, D) = \sum_{m} (0,2,3,4,7,12,13,14,15)$$

- كان عدام كير ! Hint: There are seven prime implicants!
- Prime Implicants:
  - AB The only one (Essential).
  - BCD □

  - $ar{A}ar{B}ar{D}$   $\sim$







Chapter 2 - Part 2

### Selection Rule Example

Simplify F(A, B, C, D) given on the K-map





Prime Implicants

Essential and Selected Non-essential

Comparer Design Fundamentals, 4e

Comparer Design Fundamentals, 4e

Shales

Foundamentals, 10c.

Prime implicant. Prime Implicants

# **Product of Sums Example**

- Find the optimum POS solution for:  $F(A, B, C, D) = \sum_{m} (1,3,9,11,12,13,14,15)$
- **★** Solution: ★

| Find optimized SOP for $\underline{F}$ by combining 0's in Complement $\overline{F}$ to obtain optimized POS for $\underline{F}$ |    | ap-of- |         | <b>C</b> |   |
|--|----|--------|---------|----------|---|
| $ar{F}(A,B,C,D) = ar{A}B + ar{B}ar{D}$ وفيال (حودة) ومناخ $\star$  | 0  | 1      | 3<br>1  | 2 0      |   |
| Using Demorgan's Law:  | 0  | 0      | 7<br>0* | 0        | P |
| - Using Demorgan's Law.  | 12 | 13     | 15      | 14       | B |

 $F(A,B,C,D)=(A+\bar{B})(B+D)$ 

|    | U  | U  | U  |      | D  |
|----|----|----|----|------|----|
|    | 12 | 13 | 15 | 14   | B  |
|    | 1  | 1  | 1  | 1    |    |
| A- | 8  | 9  | 11 | 10-7 | 4  |
|    | 0  | 1  | 1  | 10   |    |
| •  |    |    | D  | -    |    |
|    |    | 1  |    |      | 44 |

Chapter 2 - Part 2

TowerPoint Slides 5 2006 Pagnion Education, Inc.


#### Example

Find the optimum POS and SOP solution for:

 $\begin{aligned}
& *F(A,B,C,D) = \prod_{\substack{(0,2,4,5,6,7)}} (0,2,4,5,6,7) \\
& *F(A,B,C,D) = \underset{\substack{(1,5,8,9,10,11,12,13)\\ \text{POS solution (Red):}}} & *POS solution (Red): (7.14,15) \\
\end{aligned}$ 

- - Find optimized SOP for  $\overline{F}$  by combining 0's in K-Map of F
  - Complement  $\overline{F}$  to obtain optimized POS for F $\bar{F}(A,B,C,D) = \bar{A}B + \bar{A}\bar{D}$  $F(A,B,C,D) = (A + \overline{B})(A + D)$
- SOP solution (Blue):
  - Combining 1's in K-Map of F

$$F(A,B,C,D) = A + \bar{B}D$$



### Don't Cares in K-Maps

- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known:
  - the input values for the minterm will never occur, or استخدامهم در نامخذهم محتيمة المعناه ا
  - The output value for the minterm is not used

     The output value for the minterm is not used

    (K-map) دی قِعل ا محبرعد
- In these cases, the output value is defined as a "don't care"من المتيفرات وتعالى
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- **Example:** A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms cannot be replaced with 1's or 0's
- Secause that would require the function to be always 1 or 0 for the associated input combination

Chapter 2 - Part 2

(Invertors)


43

d Computer Design Fundamentals, : ird<sup>a</sup> Sildes

### Example: BCD "5 or More"

- The map below gives a function F(w, x, y, z) which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:
- If don't cares are treated as 1's (Red):
- $F_1(w,x,y,z) = w + xy + xz$ 
  - G=7 l=5.
- If don't cares are treated as 0's (Blue):
- $F_2(w, x, y, z) = \overline{w}xz + \overline{w}xy + w\overline{x}\overline{y}$ 
  - G = 12 L = 9


(jein) (function) ( in jein je je je ) Lines) livie je je je \*



- For this particular function, cost G for the POS solution for F(w, x, y, z) is not changed by using the don't cares
  - Choose the one less inverters (i.e. less GN)

# Selection Rule Example with Don't Cares

■ Simplify F(A, B, C, D) given on the K-map.



\*F(A,B,C,D)= AB+BC+ABD. G=10. GN= 18.

ogic and Computer Design Fundamentals, 4e PowerPoint® Stides

Minterms covered by essential prime implicants

\* F(A,B,C,D)=AB+BC+ABD Chapter 2 - Part 2 45

G=10 GN=12 - (inventors) からいますがます

# Example

Find the optimum <u>POS</u> solution for:

Chapter 2 - Part 2


46

Computer Design Fundamentals, 4e

# Five Variable or More K-Maps

For five variable problems, we use *two adjacent K-maps*. It becomes harder to visualize adjacent minterms for selecting PIs. You can extend the problem to six variables by using four K-Maps.

 $2^5 = 3\lambda =$  4 variables in 4 variables in 4 variables in



Chapter 2 - Part 2


#### Other Gate Types

- Why?
  - Implementation feasibility and low cost
  - Power in implementing Boolean functions
  - Convenient conceptual representation
- Gate classifications:
- <u>Primitive gate:</u> a gate that can be described using a single primitive operation type (AND or OR) plus an optional inversion(s): (NOT)

  (and e not if or e not). (AND, OR)
- <u>Complex gate:</u> a gate that requires more than one primitive operation type for its description (XOR, XNOR) (and & or)

#### Buffer

• A **buffer** is a gate with the function F = X:



In terms of Boolean function, a buffer is the same as a connection! (wire) مامنولا نعتر على المنافقة

So why use it?

قلعة ال (in Puts)

• A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation (signal graph)

Protection and isolation between circuits


Chapter 2 - Part 3

5

PowerPoint® Sides
PowerPoint® Sides
PowerPoint® Sides

#### **NAND** Gate

• The NAND gate has the following symbol and truth table:




NAND represents NOT-AND, i.e., the AND function with a NOT applied. The symbol shown is an AND-Invert. The small circle ("bubble") represents the invert function

outer Design Fundamentals, 4e

# NAND Gates (continued)

Universal gate: a gate type that can implement any Boolean function. The NAND gate is a universal gate: elis orgen as (NAND) ( pros)




X

Y

\* OR using NAND

### NOR Gates (continued)

Applying DeMorgan's Law gives <u>Invert-AND</u> (NOR)





- This NOR symbol is called <u>Invert-AND</u>, since inputs are inverted and then ANDed together
  - OR-Invert and Invert-AND both represent the NOR gate.

    Having both makes visualization of circuit function easier


Computer Design Fundamentals, 4e


#### NOR Gates (continued)





Inverter using NOR






Logic and Computer Design Fundamentals, 4 PowerPoint<sup>®</sup> Sildes D 2008 Peerson Education, Inc. AND using NOR (NAMD) JI (OR) wie

Chapter 2 - Part 3

#### Hi-Impedance Outputs (مسلفهاد ( سلفهاد ) primitive co gul

Logic gates introduced thus far

- (2-output)
- Values vietis have 1 and 0 output values,
- cannot have their outputs connected together, and
- transmit signals on connections in only one direction not (0) and not() then is a third new value.
- Three-state logic adds a third logic value, Hi-Impedance (Hi-Z), giving three states 0, 1, and Hi-Z on the outputs. binary gotes:
- Hi-Z can be also denoted as Z or z
- لديوم احمالين فقط الريام مان ( وهم: 01).
- The presence of a Hi-Z state makes a gate output as described above behave quite differently: \*Two\_state buffers-
  - "1 and 0" become "1, 0, and Hi-Z"
  - "cannot" becomes "can," and
  - "only one" becomes "two"



## Hi-Impedance Outputs (continued)

- What is a Hi-Z value?
  - The Hi-Z value behaves as an open circuit
  - This means that, looking back into the circuit, the output appears to be disconnected
  - It is as if a switch between the internal circuitry and the output has been opened

Hi-Z may appear on the output of any gate, but we restrict gates to 3-state buffer

strict gates to 3-state butter

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides A cone Pearson Education, Inc. Chapter 2 - Part 3


### Tri-State Buffer (3-State Buffer)

• For the symbol and truth table, IN(input) is the <u>data input</u>, and EN is the <u>control input</u> (Eruble)


For EN = 0) regardless of the value on IN (denoted by X), the output value is Hi-Z

عنرما یکون ال (mputs) کون ال

For EN = 1, the output value follows the input value




Truth Table





### Tri-State Buffer Variations



- · Data input, IN, can be inverted (by bubble)
- · Control input, EN, can be inverted (by bubble).







| EN           | IN  | OUT  | **                             |
|--------------|-----|------|--------------------------------|
| ( <b>0</b> ) | X   | Hi-Z | واعرا                          |
| 1            | 0 ° | 1    | ربير<br>النظرين<br>الرايليهمها |
| 1            | 1 * | 0    |                                |

| EN  | IN    | <b>OUT</b> |
|-----|-------|------------|
| 0 % | · 0 - | » <b>0</b> |
| 0 % | 1 -   | > 1        |
| 12  | ö. X  | Hi-Z       |

| EN  | "IN . | OUT          |
|-----|-------|--------------|
| 0 % | 0 0   | ~ 1 <b>1</b> |
| 0 - | 1 7   | € 0          |
| 11  | X     | "Hi-Z        |

Logic and Computer Design Fundamentals, 10 PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc. Chapter 2 - Part 3

(ENable)

#### Resolving 3-State Values on a Connection

Connection of two tri-state buffer outputs, B<sub>1</sub> and B<sub>0</sub>, to a wire, OL (Output Line) > Multiplexed Output \* لوزدنا عد ال (١٧٤) (atput line) éliell bis برل (۲) بكون (۳) فان IN, dest للعنرجات (معتقرك  $EN_0$  $\boldsymbol{B_1}$ OL اكسموح أكا يكون  $IN_0$  $\boldsymbol{B_0}$  $EN_1$ ا شفاّل و ۲ غيرشفالين X £ 0 Hi-Z Hi-Z Hi-Z X أو ال(٢) ييونوا **مثمًا** لين 0 X 0 Hi-Z 1 0 1 1 0.5 1 X Hi-ZENo. Hi-Z 0 0 X 1 0 0 الموفلان 1 مسَ  $H_{i-Z}$ 1 Xin 0 1  $IN_1$ EN<sub>1</sub> لأنق \* يجزأن يون القنين circuit 115%-القيم متشابهة بيفالم زمنتلفة علله (Aire) غيرمتسا وبيسن Chapter 2 - Part 3

#### Resolving 3-State Values on a Connection

- Resulting Rule: At least one buffer output value must be Hi-Z. Why? \* At least one tri- state buffer must be inactive (hi-z)
  - Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit
- OL (2\*n+1). How many valid buffer output combinations exist?
  - The matimum number of autputs. = 5. is love to use in use 5 valid output combination number a bise (n=2) 11-212 - = = = [2] 8-(2n+1)

(Fire)

What is the rule for "n" tri-state buffers connected to wire, OL?

- At least "n-1" buffer outputs must be Hi-Z (1) must be hi-Z (3) must be hiz How many valid buffer output combinations exist?
  - Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z. Also all buffers can be Hi-Z. So there are 2n + Pvalid combinations.

ENO INQ

ENM-1

\*at most

1 tri-state


# Tri-State Logic Circuit

- **Data Selection Function:** If  $\underline{s} = 0$ ,  $OL = IN_0$ ,  $else OL = IN_1$
- Performing data selection with tri-state buffers:

| S. | EN <sub>1</sub> | $EN_0$ | IN <sub>1</sub> | $IN_0$    | OL <sub>a</sub> | (deta selector).                             |
|----|-----------------|--------|-----------------|-----------|-----------------|--|
| 0  | 0               | 1      | X 01/y          | 0         | 0 نصو           | S (S) EN <sub>0</sub>                        |
| 0  | 0               | 1      | X               | 1         | 1               | IN J   |
| 1  | 1               | 0      | 0               | 35 don 25 | 0               | (S) = d input 11 EN                          |
| 1  | 1               | 0      | 1)              | X         | 1               | عانی وحدة من (۱۵) ال بسمه له (ق) والناني (۱۱ |

Since  $EN_0 = \bar{s}$  and  $EN_1 = s$ , one of the two buffer outputs is always Hi-Z.


i Computer Design Fundamentals, 4e Bides Education, Inc




- Implement AND gate using 3-State buffers and inverters gate we want.
- F(X,Y) = X.Y• Use X as control input: (\*2input AND gate) \*this implementation in the property of the
  - When X = 0, F = 0 regardless of the value of Y
  - When X = 1, F = Y

| X  | Y | F                          | Fzunston |
|--|---|----------------------------|----------|
| $\begin{pmatrix} \boldsymbol{o} \\ \boldsymbol{o} \end{pmatrix}$ | 1 | $\left(\frac{0}{0}\right)$ | f=0 ;    |
| 1  | 6 | ·0                         | F=4      |
| 1  | 1 | 11                         | ]F * 0   |

> rgic and Computer Design Fundamentals, 49 met Point<sup>®</sup> Bildes acce Descript Education, Inc.



# Logic Functions using Tri-State Buffers



# Logic Functions using Tri-State Buffers

• Write the Boolean expression of F(A, B, C) given the diagram below: F(ABIC)=ABC+ABC implement) دوله في المستوال إذا والمستوال إذا والمستوال إذا المستوال إذا المستوال إذا المستوال المستول المستول المستول المست -8 pm/ledes x Oing (toruth table) eill 8=23 . عدد المتغيرات : 8=2 عابع (۱) الشكل : cotal zi inplementation & Function 11 4 0 (55) \* جرابع (ه) BB+B.C B. DC.B. C.B. (Most significant) (x') (A) لا عا (A) المنسة الحوول بالنفي بالنسبة الدرا) العادل عداية العادل بدلالة على الحروج العادل المروك عرف المرول عرف المروك مرف المروك most significant F(A, B, C) = ABC + ABCWindle

F(A, B, C) = ABC + ABCWhite the property of the point of Variable (input) JSI (2 buffers) mis GTULS (ENable ( de"sin pool buffers) - d (inputy ) in (inputy) الله: الله:

# Exclusive OR/ Exclusive NOR


- The eXclusive OR (XOR) function is an important Boolean function used extensively in logic circuits
- The XOR function may be:
  - · implemented directly as an electronic circuit (truly a gate) or
  - implemented by interconnecting other gate types (used as a convenient representation)
- The <u>eXclusive NOR</u> (XNOR) function is the complement of the XOR function
- By our definition, XOR and XNOR gates are complex gates

Computer Dusign Fundamentals, 4s

Chapter 2 - Part 3

#### **Proof: XNOR is the complement of XOR**

$$\begin{array}{c} = \overline{X} \oplus \overline{Y} = \overline{X} \overline{Y} \oplus \overline{X} \overline{Y} \\ \hline = \overline{X} \overline{Y} \oplus \overline{X} \overline{Y} \oplus \overline{X} \overline{Y} \\ \hline = \overline{X} \oplus \overline{Y} = \overline{X} \overline{Y} . \overline{X} \overline{Y} \oplus \overline{X} \oplus \overline{Y} \oplus \overline{Y} \oplus \overline{X} \oplus \overline{X}$$



## Truth Tables for XOR/XNOR

| , X | <i>Y</i> | $X \oplus Y$ |
|-----|----------|--------------|
| 0   | 0        | 0            |
| 0   | 1        | 1            |
| 1   | 0        | 1            |
| 1   | 1        | 0            |

| <b>X</b> | Y   | $X \odot Y (X \equiv Y)$ |
|----------|-----|--------------------------|
| 0        | 0   | 1                        |
| 0        | 1   | 0                        |
| 1        | . 0 | 0                        |
| 1        | 1   | 1                        |

Why is the XNOR function also known as the equivalence function, denoted by the operator =?

• Because the function equals 1 If and only if X = Y

(XY+XY)

Computer Design Fundamentals, 4e


equation I is (  $\overline{xy} + x\overline{y}$ )

Chapter 2 - Part 3

26

### **XOR Implementations**

■ The simple SOP implementation uses the following structure: x



• A NAND only implementation is:

\* نولد الحصول على (XOR) تلتخولم (NAND) \* برلد الحصول على (XOR) به فقط كالتاكي ه


السماى السماى (XNOR) (XOR) السماى الرسماى (XNOR) (XOR) المسماع الرسماى الرسماى الرسماى الرسماى الرسماى الرسماى الرسماى الرسماع الرسماى الرسماى الرسماى الرسماى الرسماى الرسماى الرسماى الرسمان الرسماى الرسما


Chapter 2 - Part 3

27

ogic and Computer Design

Compression Education, Inc.





## **Odd and Even Functions**

The 1s of an *odd function* correspond to minterms having an index with an odd number of 1s.

|   |        | ٠.     | ٠,     | y  |
|---|--------|--------|--------|----|
|   | 0      | 1<br>1 | 3      | 1  |
| x | 4<br>1 | 50     | 7<br>1 | 60 |
|   |        |        | z      |    |

| -maps)    |     |         | - 12 |     |           |
|-----------|-----|---------|------|-----|-----------|
| سِداً (٥) | ٥ ح | 1       | 30   | 1   | كلعم      |
|           | 4   | 5 0     | 7 1  | 60  | و(۱)و     |
|           | 12  | 13<br>1 | 15   | 14  | B (0) qui |
| A         | 8   | , 0     | 11   | 10  | رينا      |
|           |     |         | D    | 1 7 | لعالاصال  |

The 1s of an even function correspond to minterms having an index with an even number of 1s.

|   |        |   |        | y |
|---|--------|---|--------|---|
|   | 0<br>1 | 1 | 3<br>1 | 2 |
| x | 4      | 5 | 7      | 6 |
|   |        |   | z      | - |

|   |         |       |        | C    | )<br>ما، في | וע |
|---|---------|-------|--------|------|-------------|----|
| - | 0       | 1     | 3      | 2    | 7 evi       | 4  |
| 1 | 4       | 5     | 7      | 6    |             |    |
| 1 | 12<br>1 | 13    | 15     | 14   | B           |    |
| 1 | 8       | 9     | 11     | 1    | 0           |    |
| , | 553     |       | D      | 1    |             |    |
|   | (       | Chapt | er 2 - | Part | 3           |    |


uter Design Fundamentals, 4e

belien inc

### **Example: Odd Function Implementation**


Design a 3-input odd function  $\vec{F} = X \oplus Y \oplus Z$ with 2-input VOD with 2-input XOR gates

- Factoring,  $F = (X \oplus Y) \oplus Z$
- The circuit:



# **Example: Even Function Implementation**

- Design 4-input even function F = W⊕X⊕Y⊕Z
   with 2-input XOR and XNOR gates
- Factoring,  $F = \overline{(W \oplus X) \oplus (Y \oplus Z)}$
- The circuit:



Chapter 2 - Part 3

32


### Parity Generators and Checkers

0.00

In Chapter 1, a parity bit added to n-bit code to produce an n+1 bit code:

- Example: n = 3. Generate even parity code words of length four with odd function (XOR): even function USES odd party willy live
- Check even parity code words of length four with odd function (XOR):
- Operation:  $(X,Y,Z) = (0,\underline{0,1})$  gives (X,Y,Z,P) = (0,0,1,1) and E = 0. No error! If Y changes from 0 to 1 between generator and checker, then E = 1 indicates an error

there is error!



Chapter 2 - Part 3

33

#### Part 1 – Design Procedure

- Steps
  - Specification
  - Formulation
  - Optimization
  - Technology Mapping
  - Verification
- Technology Mapping AND, OR, and NOT to NAND or NOR

\* نويد استغزام المالي في تقسيم دوائرً كهربائية تعوم بولمينة معينة.

#### Combinational Circuits (doesn't have memory).

Jugar estito issa

is output out in


26 tuptes variouslo

LE Francisco

رخعته وقل

- A combinational logic circuit has:
  - · A set of m Boolean inputs,
  - · A set of n Boolean outputs, and
  - *n* switching functions, each mapping the  $2^m$  input combinations to an output such that the current output depends only on the current input values \* سكن هنال أكثر عن

A block diagram:



m Boolean Inputs

n Boolean Outputs

# Design Procedure كورقية التجاميم ع- Design Procedure كورقية التجاميم ع- كارت لكي نقال من اجتمال الخطأ في المحاسم المرات الكي نقال من اجتمال الخطأ في المحاسم المرات الكي نقال من اجتمال الخطأ في المحاسم المرات الكي نقال من اجتمال الخطأ في المحاسم المحاسم

### 1. Specification · (الوجهف)

Write a specification for the circuit if one is not already available. What does the circuit do? Including names or symbols for inputs and outputs

### 2. Formulation (التمثيل)


Derive a truth table or initial Boolean equations that define the required relationships between the inputs and outputs, if not in the specification

### Optimization ( hair & ) ( or der )

- Apply 2-level optimization using K-maps
- Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters

### **Design Procedure**

- 4. Technology Mapping . (اللقيدل بالرسم)
  - Map the logic diagram to the implementation technology selected
- 5. Verification (using lab logic).
  - Verify the correctness of the final design
     manually or using simulation (عاكاة)



# Design Example1

\* Specification: Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F, such that F = 1 when the number of 1's in the input is greater than the number of 0's (i.e. number of  $1's \ge 2$ )

• This is called majority function (i.e. majority of inputs must be 1 for the function to be 1)

• X Y Z F

| Fo | rm | ula | tio | n:  |
|----|----|-----|-----|-----|
|    | -  | MAG | LLU | 44. |

| 1+  | nuth ) | نعلی ال |
|-----|--------|---------|
| ( 1 | ruth ) |         |

\* specification the

| table | روله: | ''رُعبَّنِ <i>ے ال</i> ی<br>''مڪان الـ |
|-------|-------|--|
|       | (1)   | محان ال                                |

ا كمعلى بالكامتكان.

|    | X   | Y |   | F   |   |
|----|-----|---|---|-----|---|
| -  | 0   | 0 | 0 | 0 - |   |
|    | 0   | 0 | 1 | 0   | عود الأجعفاد ᢏ<br>المحيم من عود الواو               |
| -  | 0   | 1 | 0 | 0   |   |
| 13 | 0   | 1 | 1 | 1 \ | مدد الواصد كير من عدد كير من عدد كالم الكام معقام . |
| my | 1   | 0 | 0 | 0   | اللاً صفار.   |
| m5 | 1   | 0 | 1 | 1   | $\Pi'$  |
| m7 | ς 1 | 1 | 0 | 1   | 1)  |
| M  | 1   | 1 | 1 | 1   | 1   |

## Design Example 1 Cont.


Optimization: Function Juntion Y F(X,Y,Z) = XY + XZ + YZO

Technology Monnings

Technology Monnings


Technology Mapping:

• Mapping with a library containing inverters, 2-input AND, 2-input



Design Example2 2 binary numbers and each ) number consists of 2 bits. Specification: Design a combinational circuit that compares 2-bit Binary number A(A,Aa) B(B,Bo) O(Q,O,) (A, B) and produce two outputs  $(O_1, O_0)$ , Evon (00) (00 V bit JS such that: \* ( one two bits output ) decimal even COD output JU 10 01 (komp) Jei  $O_1O_0 = 00$ When A = B and Both are even 00 11 01 00  $O_1O_0 = 01$ 01 (10 When A < Bad) (01) 01 (11  $0_10_0 = 10$ When A > Bbbo M 01 10  $O_1O_0 = 11$ When A = B and Both are odd decimal (01 11 01 10 00 Formulation: truth ) المجنبة الر (decimally B) Aisys? 10 01 10 10 00 01 10 11 \* Note \* نعتبی الجعول کا نوم (4-variable) بعنی لادخل لان الم المها الما (11 00 10 11 01 10 (II) (o) = (kmap) deainable odde Chapter 3 - Part 1

# \* لكل العلم الخارب الأن كا على المنظم الخارب المنظم المنظ



### Design Example3

1. Specification

BCD to Excess-3 code converter (Excess 3) = (BCD) in J's (circuit) LE1

Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits

BCD code words for digits 0 through 9: 4-bit patterns 0000 ctively
—(12) يه (Excens) ا بأن يخون و (1) على تعلق (1) تعلق تعلق to 1001, respectively

Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word

BCD input is labeled A, B, C, D Excess-3 output is labeled (W, X, Y, Z)

### Design Example3 Cont.

#### 2. Formulation

|   | ABCD | WXYZ   |               |
|---|------|--------|---------------|
| L | 0000 | 0011   |               |
| L | 0001 | 0100   |               |
|   | 0010 | 0101   |               |
|   | 0011 | 0110   |               |
|   | 0100 | 0111   |               |
|   | 0101 | 1000   |               |
|   | 0110 | 1001   | 1             |
|   | 0111 | 1010   | 1             |
|   | 1000 | 1011   | 1             |
|   | 1001 | 1100   | 1             |
|   | 1010 | XXXX ~ | > don't care. |
|   | 1011 | XXXX   | 7             |
|   | 1100 | XXXX   |               |
|   | 1101 | XXXX   |               |
|   | 1110 | XXXX   |               |
| T | 1111 | XXXX   |               |

\* له يختري بالفلا حاداً فعل باله له اله الله الله عن (٥١٥ كا) حيث باله (كالمهام) أنهم عن (٥١٥ كا) حيث لائه من (٥٤٥) فقل

# Homework: BCD to 7-Segment

| <ul> <li>Specification:</li> <li>Inputs: (A, B, C,</li> <li>Outputs: (g, f, e,</li> </ul>   | For Factories tournesses management | m 0000-to-1001  | a<br>f g b                                 |
|---|-------------------------------------|---|--|
| • Formulation:  | ABCD (O) 0000                       | g f e d c b a  المستغلب المستغلب و المستغلب و المستغلب و المستغلب | e  |
| • Optimization:  How many  المنعندان (عدل المعلم) المعلم (عدل المعلم) المعلم ا | (2)                                 |   | يفي : (۱) صلهم ١٠ ناخ<br>يفلي : (٥) : تلفي |
| Aput J. (BCD) J! (10) s. (put J. (≤10) J! (10) s. (put J. (≤10) Jimes)  | ± 4 1010                            | 000000  |  |
| (BCD) Jk. 29990 ind<br>(Zeros) zwi II )<br>(don't care)   | ゾン <b>4-</b> 1111<br>5)             | 0000000 (T))  | ter 3 - Part 1 15                          |

# Mapping to NAND gates

#### Assumptions:

- · Gate loading and delay are ignored
- Cell library contains an inverter and n-input NAND gates, n = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

#### The mapping is accomplished by:

- · Replacing AND and OR symbols, to NAND
- Pushing inverters through circuit fan-out points, and

• Canceling inverter pairs -> to NAND.


so ranglicies 12 (2-invertors)

Chapter 3 - Part 1


رجعى

## **NAND Mapping Algorithm**


1. Replace ANDs and ORs:



- 2. Repeat the following pair of actions until there is at most one inverter between:
  - a. A circuit input or driving NAND gate output, and
  - b. The attached NAND gate inputs.




# **NAND Mapping Example**




# **NOR Mapping Algorithm**

1. Replace ANDs and ORs:




- 2. Repeat the following pair of actions until there is at most one inverter between:
  - a. A circuit input or driving NAND gate output, and

b. The attached NAND gate inputs.



#### TYON Mapping Example



#### Overview

- Part 2 Combinational Logic ( without memory).
  - Functions and functional blocks input gives output.
  - Rudimentary logic functions
  - \* Decoding using Decoders (blockes).
    - Implementing Combinational Functions with
       Decoders
  - \* Encoding using Encoders (blockes)
    - Selecting using Multiplexers
      - Implementing Combinational Functions with Multiplexers

Logic and Computer Dissign Fundamentals, 49

School Section Follows

Computer States

### Basic Functions: **Rudimentary Logic Functions**

- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function

| Functions of One Variable |     |       |       |                  |
|---------------------------|-----|-------|-------|------------------|
| X                         | F=0 | F = 1 | F = X | $F=\overline{X}$ |
| 0                         | 0   | 1     | 0     | 1                |
| 1                         | 0   | 1     | 1     | 0                |

- Value fixing: a, b but be explained if
- Transferring: c (same data).

Inverting: d (invert the \$1 - F=1 data)

Enabling: next slide

F=0

Vccor VbD ( Jues )

(ط) أَذَا ، (ج) مِنْ عَلَيْهُ اللَّهُ الْعَبِيَّةَ لِهِ (ج) ، (غَا (ك) الْغَارِيُّ (كَا الْغَبِيَّةُ لِهِ (ع)

Chapter 3

### **Enabling Function**

- Enabling permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be Hi-Z (as for three-state buffers and transmission gates), 0, or 1

  wing (AND)

  FN = 0

  FN
- When disabled, 0 output?
- When disabled, 1 output

n Fundamentals, de

Using (OR) EN (b) Chapter 3

(a)


# Decoding

- Decoding: the conversion of an n-bit input code to an m-bit output code with  $n \le m \le 2^n$  such that each valid code word produces a unique output code valid code word produces a unique output code  $2^n$  such that each valid code word produces a unique output code  $2^n$  such that  $2^n$  output  $2^n$  input  $2^n$  output  $2^n$  input  $2^$
- Circuits that perform decoding are called decoders
- Functional blocks for decoding are
  - called  $(n-to-m \ line \ decoders)$  where  $m \le 2^n$ , and  $(m=2^n) \leftarrow (m=2^n)$
  - generate 2<sup>n</sup> (or fewer) minterms for the n input variables

# 1-to-2 Line Decoder when m=1


- When the decimal value of A equals the subscript of  $D_i$ , that  $D_i$  will be 1 and all others will be 0's
- Only one output is active at a time

(معلمه الم مقنية ال (decoder) ا أنّه مقط (tupho) في وقد مقين .



(1) only one of them at a time

one and Compusyr Design Fundamentals, 48



# **Decoder Expansion**

- General procedure given in book for any decoder with ninputs and 2" outputs
- This procedure builds a decoder backward from the outputs using
  - 1. Let k = n
  - 2. We need 2<sup>k</sup> 2-input AND gates driven as follows:
    - If k is even, drive the gates using two k/2-to-2k/2 decoders
    - If k is odd, drive the gates using one (k+1)/2-to-2(k+1)/2 decoder and one (k-1)/2-to-2(k-1)/2 decoder
- (1009 3. For each decoder resulting from step2, repeat step2 until k = 1. For k = 1, use 1-to-2 decoder simplest decoder.

# Decoder Expansion - Example 1

3-to-8-line decoder

\* نبلُ رسم المركة من العيين (النهاج) للسِيار ( (لبراية).

\* k = n = 3 = number of inputs.

We need  $2^3(8)$  2-input AND gates driven as follows:  $2^n = 2^{-input}$ \* k is odd, so split to:

(k) is odd (differs)

\* 2-to-4-line decoder

(decoder)

\* 1-to-2-line decoder

1-to-2-line decoder


2-to-4-line decoder  $\rightarrow k = n = 2$   $\frac{(k)_{is}}{2}$  even (same)  $\frac{k}{2}$  to  $2^{\frac{k}{2}}$  decoder

We need 2<sup>2</sup>(4) 2-input AND gates driven as follows:

• k is even, so split to:


Two 1-to-2-line decoder

See next slide for result



# Decoder Expansion - Example 2

- 6-to-64-line decoder
  - k = n = 6 The number of mouts.
  - We need 26(64) 2-input AND gates driven as follows: (2n = number of AND gates).
  - k is even so split to:
    - (Two) 3-to-8-line decoders
  - Each 3-to-8-line decoder is designed as shown in Example 1



- 7-to-128-line decoder
  - k = n = 7
  - We need 27 (128) 2-input AND gates driven as follows:
    - k is odd, so split to:
      - 4-to-16-line decoder
      - ② = 3-to-8-line decoder
    - 4-to-16-line decoder
      - k = n = 4
      - We need 24(16) 2-input AND gates driven as follows:
        - · k is even, so split to:
          - · Two 2-to-4-line decoders
- Complete using known 3-8 and 2-to-4 line decoders  $CN = 128 \times 2 + 16 \times 2 + 8 \times 2 + 12 \times 2 + 7 = 335 = 335$
- Compare to straight forward design with GN cost of 903-

Chapter 3 15

Chapter 3

using Embles.
Ruilding I organ D

### **Building Larger Decoders**


- Method\_1: Decoder Expansion (قبل الفريم المرابة)
- Method\_2: Using Small Decoders with Enable input . (قالل عنه الدالية)
- Example 1-to-2 line decoder with enable +
  - In general, attach m-enabling circuits to the outputs
  - See truth table below for function
    - Note use of X's to denote both 0 and 1
    - Combination containing two X's represent two binary combinations

 Alternatively, can be viewed as distributing value of signal EN to 1 of 2 Outputs

Out EN- المالك الله المع الدام يكون (١) حيث إذا كان (٥) مكون الم وإذا كان A مفكون ال موفوله (١) Do D1 (0100) [ [ EN A  $D_0$ أجنفار وهما كانت 1-to-2 O (X) input lia 0 X Decoder - (clon t come) - D1 العَسِم العَدِيم ولكن تَضِين (b) العَسِم العَدِيم ولكن تَضِين (b) العَسِم العَدِيم ولكن تَضِين (D) عن تبل معه با المراح 0 1 0 (c) (a) Chapter 3 16


# 2-to-4 Line Decoder with Enable

- Attach 4-enabling circuits to the outputs
- See truth table below for function
  - · Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs



### Combinational Circuits (doesn't have memory).

- A combinational logic circuit has:
  - · A set of m Boolean inputs,
  - A set of n Boolean outputs, and
  - n switching functions, each mapping the 2<sup>m</sup> input combinations to an output such that the current output depends only on the current input values \* يكن هنال أكثر عن
- A block diagram:



Fugni estito izzi (5) output out in 26 tupto veroces ic tugai Ikis رخينه وقع

m Boolean Inputs

n Boolean Outputs

# Design Procedure فغافي المناهمان الحظافي المناهمان الحظافي المناهمان العظافي المناهمان المناهم المناه

### 1. Specification · (الوصف)

Write a specification for the circuit if one is not already available. What does the circuit do? Including names or symbols for inputs and outputs

#### 2. Formulation (التَمْيَل)

• Derive a truth table or initial Boolean equations that define the required relationships between the inputs and outputs, if not in the specification

### 3. Optimization ( weight) ( oeuleil)


Apply 2-level optimization using K-maps

• Draw a logic diagram for the resulting circuit using ANDs, ORs, and inverters (basic -gates)

ogic and Computer Design Fundamentals, 4e \*\*OwerPoint\*\* Sildes pages Research Fundamentals, 10c. Chapter 3 - Part 1

## Design Procedure

- 4. Technology Mapping . (التَمَيْلُ بالرسم)
  - Map the logic diagram to the implementation technology selected
- 5. Verification (using lab logic).
  - Verify the correctness of the final design manually or using simulation (محاكاة)



Design Example1

# Design Example1

Specification: Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F, such that F = 1 when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's  $\geq$  2) (i.e. number of 1's ≥ 2)

This is called majority function (i.e. majority of inputs must be 1

(1) (0). for the function to be 1)

X

0

0

Y

0

0

 $\boldsymbol{Z}$ 

0

1

1

0

Formulation:

\* specification the

|       |        |      |            | n |
|-------|--------|------|------------|---|
| table | وله: _ | الي  | ر<br>نعبور | n |
|       | (1)    | ال   | مكان       | 4 |
| - 60  | ني ال  | طرية | عن         | - |


0 1 1

0 0 0 1 1 1 0 1 1


Chapter 3 - Part 1

7

# Design Example1 Cont.




• Mapping with a library containing inverters, 2-input AND, 2-input OR



c and Computer Design Fundamentals, 4e

Design Example2 (2 binary numbers and each number consists of 2 bits.) Specification: Design a combinational circuit that compares 2-bit Binary number A(A,A,) A=B B(B,B,) 0(0,00) (A, B) and produce two outputs  $(O_1, O_0)$ , Evon (00) (00) < B bit JS such that: \* ( one two bits output ) decimals even 00 outputJU 10  $O_1O_0 = 00$ When A = B and Both are even (kmap) Jei 11 01  $O_1O_0 = 01$ When A < B(10)  $0_10_0 = 10$ ad (01) When A > B01 (11) bbo il  $0_10_0 = 11$ When A = B and Both are odd 10 01 decimal (01 11) 01 00 10 Formulation: truth ) 11 - and (decimally B) Airs 10 01 10 10 10 00 10 11 01 عنى الجعول كأنوم (4-variable) بعنى لاومل لأن 8 Note × الجعول كأنوم (4-variable) بعنى لاومل لأن A (decional Jh A) و متعتبرية المكارية المك (11 00 10 11 01 10 11 10 10 Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc. decimal It odde (0) ( Krnap) (Ook kmas) \_ Chapter 3 - Part 1 (3)



### Design Example3

1. Specification

• BCD to Excess-3 code converter (Excess 3) (BCD) in Just (circuit) LET

- Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- BCD input is labeled A, B, C, D
- Excess-3 output is labeled W, X, Y, Z

rgic and Computer Design Fundamentals, 4e werPoird® Slides 2008 Pearson Education, Inc.

## Design Example3 Cont.

### 2. Formulation

| ABCD | WXYZ   |               |
|------|--------|---------------|
| 0000 | 0011   |               |
| 0001 | 0100   |               |
| 0010 | 0101   |               |
| 0011 | 0110   |               |
| 0100 | 0111   |               |
| 0101 | 1000   |               |
| 0110 | 1001   |               |
| 0111 | 1010   |               |
| 1000 | 1011   |               |
| 1001 | 1100   |               |
| 1010 | XXXX ~ | > don't care. |
| 1011 | XXXX   |               |
| 1100 | XXXX   | 1             |
| 1101 | XXXX   | 1 T T         |
| 1110 | XXXX   |               |

XXXX

\* لم رفت بي بالوال مادا فعل بالر لمه اله اله اله اله والم من (٥١٥ عن مود بالر (عمر من (٥١٥ عن (٥١٥ عن الر (١٥٥ على المرام عن موجودين بالر (١٥٥ على الله من (٥٤٥) فعلى المنافع المنافع

Logic and Computer Design Fundamentals, 4e


Power of a Sides
1-200 Son Effection In Inc.
2 Chapter 3 - Dert 1 12

1111

Design Example3 Cont.

# Homework: BCD to 7-Segment

|  | <ul> <li>Specification:</li> <li>Inputs: (A, B, C,</li> <li>Outputs: (g, f, e,</li> </ul> | (D) BCD code from d, c, b, a)           | n 0000-to-1001   | f g b  |
|--|---|---|--|--|
|  |   | ABCD                                    | g f e d c b a  |  |
|  | Formulation:  | (0) 0000                                | المالية المالي | e       c  |
| , mana   | desime  | (1) 0001                                | 0000110  | d  |
|  | Optimization:   | (2)                                     | i je   | ا ي : (١) adput النات انها:                                      |
| رفس عدد  | How many  |   | · j.   | : إ: ا كنان ال لجمههم (٥) : يضيّ ا<br>بنيا الهمهمه (٥) : يفيي ال |
| المتغران   | ← How many<br>K-maps?   | 1001                                    | 1100111日   |  |
| output 11 co   | (BCD) JU (10) ,   | Pay 4 1010                              | 0000000  |  |
| output US  | ريأ⊛ أك   | 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - | 1  |  |
| a coolp (km  | ap)   | and the state of the state              | I may a state of the state of t | CARL TO SEC.   |
|  | يس موجود بال (BCD) لذ لل في الله (Zeros) لذ لل في الله الله الله الله الله الله الله الل  | v5 <b>←1111</b>                         | 0000000  |  |
| ogic and Computer Des<br>towerPoint® Slides<br>2008 Pearson Educatio |   | (5)                                     | Chap   | oter 3 - Part 1 15   |



### Mapping to NAND gates

### Assumptions:

- · Gate loading and delay are ignored
- · Cell library contains an inverter and r-input NAND gates, n = 2, 3, ...
- · An AND, OR, inverter schematic for the circuit is available

### The mapping is accomplished by:


- · Replacing AND and OR symbols, to NAND
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs -كندما يكون عندنا & raidicies 1, (2-invertors)

Chapter 3 - Part 1


17

## NAND Mapping Algorithm

1. Replace ANDs and ORs:




- 2. Repeat the following pair of actions until there is at most one inverter between:
  - a. A circuit input or driving NAND gate output, and
  - b. The attached NAND gate inputs.




Scanned with CamScanner

## NAND Mapping Example



# NOR Mapping Example



### Rudimentary Logic Functions Basic Functions:

Functions of a single variable X

Can be used on the inputs to functional blocks to implement other than the block's intended function

| Functions of One Variable |     |       |                       |                    |
|---------------------------|-----|-------|-----------------------|--------------------|
| X                         | F=0 | F = 1 | $F \stackrel{/}{=} X$ | $F = \overline{X}$ |
| 0                         | 0   | 1     | Ó                     | 1                  |
| 1                         | 0   | 1     | 1                     | 0                  |

Value fixing.

Value fixing: a, bould est of Hisparial -

transferring

Transferring: C (same data). the adopt (logic high)
is as same VCC or VDD ( rues)
as the input.

Inverting: d (invert the I Enabling: next slide

نَوْنِيَةً أَرْضِي لا فَهُ مُسْتَ بِالْأَوْمُولُ لِلْ الْعَيْمَةُ لِ (٢) ، (١) أَذًا (٥)

(d)

ogic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides 0 2008 Pearson Education, Inc

Chapter 3 5



- Enabling permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value

\*\*When Enable =0. The value on the output when it is disable can be have a fixed value Hi-Z (as for three-state buffers and transmission F=x if EN-4

\*\* when Enable =1 gates), 0, or 1

\*\*When Enable =1 gates), 0, or 1

\*\*When the Polyment of Parties of EN-4

\*\*The Polyment of Parties of EN-4

\*\*The Polyment of Parties of Enable =0

\*\*The Polyment of

\*Han the function When disabled, O output

= X. weller X=0 When disabled, I output


l, 1 output


X -


Logic and Computer Design Fundamentals, 4e

Decoding 8 combenational logic block. 11 9(m) se inoute si il

disabled F=X if EN=0







### Decoder Expansion (less cost).

- General procedure given in book for any decoder with
- This procedure builds a decoder backward from the outputs using
  - 1. Let k = n
  - 2. We need 2<sup>k</sup> 2-input AND gates driven as follows:
    - If k is even, drive the gates using two k/2-to-2k/2 decoders
    - If k is odd, drive the gates using one (k+1)/2-to-2(k+1)/2 decoder and one (k-1)/2-to-2(k-1)/2 decoder
- 3. For each decoder resulting from step2, repeat step2 until k = 1. For k = 1, use 1-to-2 decoder simplest de

acader Expansion - Example

(1009)

. 3-to-8-line decoder

\* نسار كر الركة من (ليسين (النهاة) للسيام ( (لبراية)

\*• k = n = 3 = number of inputs.

\* We need 23(8) 2-input AND gates driven as follows: 2n = (2-input and order

 $\star \bullet k$  is odd, so split to:

(K) is odd (differs) ■ 2-to-4-line decoder  $\frac{k+1}{2}$  to  $2^{\frac{k+1}{2}}$  decoder  $\frac{k-1}{2}$  to  $2^{\frac{k-1}{2}}$  decoder

1-to-2-line decoder

 $\Rightarrow$  2-to-4-line decoder  $\Rightarrow k = n = 2$ 

We need 2<sup>2</sup>(4) 2-input AND gates driven as follows:


• *k* is even, so split to:

• Two 1-to-2-line decoder

See next slide for result

c and Computer Design Fundamentals, 4e erPoint® Slides


Chapter 3 11



- 6-to-64-line decoder
  - k = n = 6 The number of inputs.
  - We need 26(64) 2-input AND gates driven as follows: (2n = number of AND gates).
  - k is even, so split to:
    - (Two) 3-to-8-line decoders
  - Each 3-to-8-line decoder is designed as shown in Example 1

$$k=n=3$$
  $\Rightarrow$  codd  $\Rightarrow$  (1 to 2) decoder.  
 $\Rightarrow$  (2 to 4) decoder.  $\Rightarrow$  continue  $\Rightarrow$   $n=k=2$  even  $\Rightarrow$  1 to 2 decoder.  
The loop!

Chapter 3 13



- 7-to-128-line decoder
  - k = n = 7
  - We need 27(128) 2-input AND gates driven as follows:
    - k is odd, so split to:
      - 4-to-16-line decoder
    - ② 3-to-8-line decoder
    - · 4-to-16-line decoder
      - k = n = 4
    - → We need 2<sup>4</sup>(16) 2-input AND gates driven as follows:
      - k is even, so split to:
        - Two 2-to-4-line decoders

• Complete using known 3-8 and 2-to-4 line decoders inputs

GN =  $\frac{128 \times 2 + 16}{2 \times 2 + 16} \times 2 + 8 \times 2 + 12 \times 2 + 7 = 335$ 


Compare to straight forward design with GN cost of 903

2008 Pearson Education, Inc.

Chapter 3 15

. V x write the procedure for the

Decoder Expansion:



2-to-4 Line Decoder with Enable

(a)

Logic and Computer Design Fundamentals, 4e

(c)

When: En = 1

### 2-to-4 Line Decoder with Enable

Attach 4-enabling circuits to the outputs by an and gotes

See truth table below for function


ee truth table below for function


• Combination containing two X's represent four binary combinations & don't cares represent


 Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs


• In this case, it is called a Demultiplexer Do = AI Ao  $A_{\overline{0}}$ Do D1 D2 D3 2-to-4 DI= AI AO  $D_1$ Decoder  $D_2$ XX  $A_1^-$ D2 = AIÃo EN . D3 = A1A0 (c) × تر إمّادة (ع بولبات لمسأمرى) لأن (d) 😲

Logic and Computer Design Funda PowerPoint® Slides © 2008 Pearson Education, Inc.










# Example2


■ Implement function f using decoder and OR gate:


$$f(w, x, y, z) = \sum_{m} (0, 4, 8, 11, 12, 14, 15)$$

- n = 4 variables  $\rightarrow$  4-to-16 decoder
- One function with 7 minterms → One 7-input OR gate

  one (R) gate
- If number of minterms is greater than  $\frac{2^n}{2}$ , then design for complement  $F(\overline{F})$  and use NOR gate instead of OR to generate F









A7 A6 A5 A4

#### Example5 ■ Implement function F using 3-to-8 decoder, AND gate and (4) $F(A,B,C) = \sum_{m} (1,3,5,7) < \frac{4}{5} + \frac{1}{3} + \frac{1}{$ inverters: د لعالماد و وي وي المال $D_0$ NOR OR = NOR Solution with 5 inverters (F)= 2m(0,2,4,6) EMF JE THF $D_2$ EMF = THF $D_5$ $D_6$ THE = EMF Solution with 4 inverters: $D_0$ • $F(A, B, C) = \prod_{M} (0,2,4,6)$ $D_1$ $A_0$ F -> TH (0,2,4,6) $D_2$ $D_3$ B . $D_4$ $D_5$ A · A<sub>2</sub> De $D_7$ eret Granputar Design Fundamentals, 4e



- **Encoding:** the opposite of decoding the conversion of an m-bit input code to a n-bit output code with  $n \le m \le 2^n$  such that each valid code word produces a unique output code
- Circuits that perform encoding are called encoders
- An encoder has  $2^n$  (or fewer) input lines and n output lines which generate the binary code corresponding to the input values outputs  $\rightarrow 0$  Address.
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1) appears


Logic and Computer Design Fundamentals, 4e PowerPoint® Sildes © 2008 Pearson Education, Inc. و (input) الذي يحتون على (ل) الذي الدي المال (mdex) و نفعه ( ( ) في الرالم المال)



#### 8-to-3 Encoder (Octal-to-Binary Encoder)

binary - octal in de si si


| $D_7$ | $D_6$ | $D_5$ | $D_4$ | $D_3$ | $D_2$ | $D_1$ | $D_0$ | $A_2$ | $A_1$ | $A_0$ |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     |
| 0     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 1,    |
| 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 1     | 0     |
| 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 1     |
| 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 0     | 0     |
| 0     | 0     | 1     | 0     | 0     | 0     | 0     | 0     | 1     | 0     | 1     |
| 0     | 1     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 0     |
| 1     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 1     | 1     | 1,    |





\* لشَّاال bit التَّ رَبِيلِهَا نَسَى الـ يجين حودا)

Logic and Computer Design Fundamentals, 4e FowerPoint® Slides © 2008 Pearson Education, Inc.

(a)  $A_{0} = D_{1} + D_{3} + D_{5} + D_{7}$   $A_{1} = D_{2} + D_{3} + D_{6} + D_{7}$   $A_{2} = D_{4} + D_{5} + D_{6} + D_{7}$   $A_{3} = D_{4} + D_{5} + D_{6} + D_{7}$   $A_{4} = D_{5} + D_{6} + D_{7}$   $A_{5} = D_{4} + D_{5} + D_{6} + D_{7}$   $A_{6} = D_{7} + D_{7} + D_{8} +$ 







## 5-input Priority Encoder

22=4 rst 5 x 23=8 - 051


Priority encoder with 5 inputs (D<sub>4</sub>, D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub>) - highest priority to most significant 1 present - Code outputs A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub> and V where V indicates at least one 1 present


|   |   | Outputs |                |                |                | Inputs         |                |                |       | No. of Min- |  |
|---|---|---------|----------------|----------------|----------------|----------------|----------------|----------------|-------|-------------|--|
| 2 (inputs)11  | V | A       | $\mathbf{A_1}$ | A <sub>2</sub> | $\mathbf{D_0}$ | D <sub>1</sub> | D <sub>2</sub> | $\mathbf{D}_3$ | $D_4$ | terms/Row   |  |
| الروان مها الله الموان مع الله الموان مه الموان مه الموان ما الموان ما الموان ما الموان المو | 0 | X       | X              | X              | 0              | 0              | 0              | 0              | 0     | 1           |  |
| (1) cas :- 100  | 1 | 0       | 0              | 0              | 1              | _0             | 0              | 0              | 0     | 1           |  |
| Jissiuma<br>Jiss proinity   | 1 | 1       | 0              | 0              | X              | 1              | _0             | 0              | 0     | _2          |  |
| المنافقة الفي المنافقة  | 1 | 0       | 1              | 0              | X              | X              | 1              | _0             | 0     | 4           |  |
| complement  | 1 | 1       | 1              | 0              | X              | X              | X              | 1              | 0     | 8           |  |
|   | 1 | 0       | 0              | 1              | X              | X              | X              | X              | 1     | 16          |  |

X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 32 minterms are present in the product terms in the table

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education Inc.

#### 5-input Priority Encoder Cont. عن الر (inpats) يسمح بمثيله مثلاً ويعار (encoder) ليسمح بم مثلاً ويجوز ( الله عن الر الله عنه الرفيد الله ويدا Could use a K-map to get equations, but can be read directly from table and manually optimized if careful: $A_2 = D_4$ 12 to 4 13 to 4 $A_1 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 D_2 = \overline{D}_4 (D_3 + D_2)$ 16 to 4 25 = 32 $A_1 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_2$ 30to 5 32 to 5 18 to 5 $A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_3 \overline{D}_2 D_1 = \overline{D}_4 (D_3 + \overline{D}_2 D_1)$ $A_0 = \overline{D}_4 D_3 + \overline{D}_4 \overline{D}_2 D_1$ $V = D_4 + D_3 + D_2 + D_1 + D_0$






## 4-to-1-Line MUX


|  | Since | 4 | = | $2^{2}$ , | n | = | 2 |
|--|-------|---|---|-----------|---|---|---|
|--|-------|---|---|-----------|---|---|---|

- There are two selection variables  $(S_1S_0)$  and they have four values:
  - $S_1S_0 = 00$  selects input  $I_0$   $S_1S_0 = 01$  selects input  $I_0$   $S_1S_0 = 10$  selects input  $I_0$   $S_1S_0 = 10$  selects input  $I_0$   $S_1S_0 = 11$  selects input  $I_0$
- The equation:

| · Je- (1 | 64) Un inputs | . JINSEED |
|----------|---------------|-----------|
| $S_1$    | So            | Y         |
| 0        | 0             | Į0)       |
| 0        | 1)            | LO        |
| 1        | 0             | 120       |
|          | 1             | 13        |

Short truth table 12






#### Homework


Implement 8-to-1-Line MUX and 64-to-1

MIIX. \*16 inputoR gate. \* n=4. \* 16 deader.


MUX:


- How many select lines are needed? n = select lines.
- · Decoder size? n to 2" decoder.
- · How many 2-input AND gates are needed? 2"\_ 2 input
- . What is the size of the OR gate? 2" input of Grate.






Multiplexer Width Expansion Cont.





### Building Large MUXes from Smaller Ones



## Gray to Binary Code Cont.

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that X = A. input However, Y and Z are more complex

■ Two functions (Y and Z)  $\rightarrow$  m = 2

■ 3 variables (A, B, and C) → n = 3


- Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
  - connecting A, B, and C to the multiplexer select inputs
  - placing Y and Z on the two multiplexer outputs
  - connecting their respective truth table values to the inputs

| G  | ray Code<br>ABC | Binary Code<br>XYZ |       |
|----|-----------------|--------------------|-------|
| 1  | 000             | 000                |       |
| مد | 001             | 001                |       |
|    | ول 010          | 011                | 1_    |
|    | 011             | 0105               | #3° C |
|    | 100             | 111                | 1/2   |
|    | 101             | 110                | 7     |
|    | 110             | 100                |       |
|    | 111             | 101                |       |
|    |                 |                    |       |

ic and Computer Design Fundamentals, 4e

Gray to Binary Code Cont.

## Gray to Binary Code Cont.



Chapter 3

23

#### Combinational Logic Implementation

- Multiplexer Approach 2

(Mux) Viniage

- Implement any m functions of n variables by using:
  - An m-wide 2 (n-1)-to-1-line multiplexer
  - A single inverter) if needed ( invertex) (MUX).


- Design:

Find the truth table for the functions

- Based on the values of the most significant (n-1) variables, separate the truth table rows into pairs
- For each pair and output, define a rudimentary function of the least significant variable  $(0, 1, X, \overline{X}) \longrightarrow$
- Connect the most significant (n-1) variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
- Use the inverter to generate the rudimentary function \( \overline{X} \)

Example1

and further ago affer Noisi the relation.



## Example 2: Gray to Binary Code


|                                    | Gray Code  ABC  Sun is less grant of the second of the sec | Output (shuckin<br>Binary Code<br>XYZ | Rudimentary Functions of C for Y | Rudimentary Functions of C for Z |
|------------------------------------|--|---------------------------------------|----------------------------------|----------------------------------|
| * 3 functions:<br>AGA<br>X (A,B,C) | 000 +0/10  | 000°                                  | Y = 0                            | Z = C                            |
| y (A,B,C) =                        | 010 (2)10<br>011 (3) Guns  | والمان والمان                         | <b>Y</b> = <b>1</b>              | $Z = \overline{C}$               |
| implementation)                    | 100 (4),   | Tr1<br>110                            | Y = 1                            | $Z = \overline{C}$               |
| بالترميب العد                      | 110 4510   | 100                                   | Y = 0                            | Z = C                            |
|                                    | 1111000  | 104                                   |                                  |                                  |

Gray to Binary Code Cont.

the variables and functions to the multiplexer


# Gray to Binary Code Cont.


Assign the variables and functions to the multiplexer inputs: حسيساله المستحالية



Note that Approach2 reduces the cost by almost half compared to Approach1 approach (2) is better than approach (1)

Logic and Computer Design Fundamentals, 4s FowerPoint® Sildes © 2008 Pearson Education, Inc.






Rayhad Jaker.

# Logic and Computer Design Fundamentals Chapter 4 – Arithmetic operation Functions

#### Charles Kime & Thomas Kaminski

© 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

## Block Diagram of an Iterative Array



- Example: n = 32 Total number of cells is (n).

   Number of inputs = 32\*2+1+1=66

  - Truth table rows =  $2^{66}$
  - Equations with up to 66 input variables
  - Equations with huge number of terms
  - Design impractical!

Iterative array takes advantage of the regularity to make design feasible

006 Pearson Education, Inc.

Chapter 4 5

\*number of bits in the inputs:

## \* Functional Blocks: Addition

- Binary addition used frequently
- Addition Development:
- \*Half-Adder (HA): a 2-input bit-wise addition functional block
- المان المان
  - Ripple Carry Adder: an iterative array to perform vector binary addition

#### Functional Block: Half-Adder (HA)

A 2-input, 1-bit width binary adder that performs the following computations:

- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a sum bit (S) and a carry bit (C)
- The half adder can be specified as a truth table for S and  $C \Rightarrow$


| X Y   | C (out | S _      |
|-------|--------|----------|
| 0 +0  | Õ      | <b>0</b> |
| 0+1   | 0      | 1        |
| 1 * 0 | Į õ    | 1        |
| 1 - 1 | 1,     | Õ        |

Logic and Computer Design Fundamentals, 4e PowerPoint® Sildes

2006 Pearson Education, Inc.

Chapter 4

#### Logic Simplification and Implementation: Half-Adder



ind Computer Design Fundamentals, 4e

#### Functional Block: Full-Adder

- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a sum bit (S) and a carry bit (C) . Les pasas in in [HA] II input si co carry 1120 & room 100 (FA) Il Lim
  - For a carry-in (Z) of 0, it is the same as the half-adder:
- $\mathbf{Z}$ 0 0 X 0 1 + **Y**
- For a carry- in (Z) of 1: كا عَدَه معها كل (ع) و ما عَدَه معها كل (ع) مناقبً على المهالات (ع ١٨)

|              |       |    |     |              | 72,000                                  |
|--------------|-------|----|-----|--------------|---|
| $\mathbf{Z}$ | - 1 a | 1  | 1   | 1            | 1+1+1=(3)10                             |
| $\mathbf{X}$ | 0     | 0  | 1   | 1            | ======================================= |
| <u>+Y</u>    | +0    | +1 | + 0 | +1           |   |
| C S          | 0 1   | 10 | 10  | 11 carry sun | he c                                    |
|              |       |    |     |              |   |

ogic and Computer Design Fundamentals, 4e 08 Pearson Education, Inc

Chapter 4 9

## Logic Optimization: Full-Adder

- Full-Adder Truth Table:
- Full-Adder K-Map:

|     |           |     |       |       |           | Λ | Y | Z |
|-----|-----------|-----|-------|-------|-----------|---|---|---|
| the | implement | for | (XOR) | net e | X # 4 # 2 | 0 | 0 | 0 |
|     | X _       |     | ( /-  | -0-   | way of    | 0 | 0 | 1 |
| 1   | C         |     |       | ı     | Υ         | 0 | 1 | 0 |
|     |           | a   |       | =     |           | 0 |   | 1 |

odd function X 1, 0, 1, 0, 6

Then rumber of Z

ones must be (odb) < 1, 0

S

 Y
 0
 1
 0
 0
 1

 0
 0
 1
 1
 0
 0
 1

 0
 0
 1
 1
 0
 0
 0
 1

 X
 0
 1
 1
 1
 0
 1
 1
 0
 1
 0

 I
 1
 1
 1
 1
 1
 1
 1
 0
 1
 0
 1
 0
 0
 1
 0
 0
 1
 0
 0
 1
 0
 0
 0
 1
 0
 0
 0
 0
 1
 0
 0
 0
 0
 1
 0
 0
 0
 0
 1
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0


majority  $S = \overline{XYZ} + \overline{XYZ} + X\overline{YZ} + XYZ$  G = XZ + XY + YZ

- Function:
- The S function is the three-bit NOR function (Odd Function):  $S = X \oplus Y \oplus Z$
- 13 (1) 08
- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:

 $\bullet C = XY + (X \oplus Y)Z$ 

200 Figure California California


Implementation: Full Adder



# 

4-bit Ripple-Carry Binary Adder

A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



### **Unsigned Subtraction**

When we subtract one bit from another, two bits are produced: difference bit (D) and borrow bit (B)

$$(M) \leftarrow X \qquad \begin{pmatrix} 0 & 1 & 0 \\ 0 & 1 & 0 \end{pmatrix} \qquad \begin{pmatrix} 0 & 1 \\ 0 & 1 \end{pmatrix}$$

$$(M) \leftarrow X \qquad \begin{pmatrix} 0 & 1 & 0 \\ 0 & -1 & -0 \\ 0 & 0 & 1 \end{pmatrix} \qquad \begin{pmatrix} 0 & 1 \\ 0 & 1 \\ 0 & 0 \end{pmatrix} \qquad \begin{pmatrix}$$

Algorithm:

• Subtract the subtrahend (N) from the minuend (M)

ال (Borrow) يكون الناتع الخائ محسر دان (۱۱۸).

borrow JI & S 135 ← If no end borrow occurs, then M ≥ N and the result is a non-negative number and correct )

If an end borrow occurs, then N > M and the difference  $(M - N + (2^n))$  is subtracted from 2n, and a minus sign is appended to the result


١- نظرع الرقيما 2 (M-N+2) = = (N-M) 5 1-12 (N-N+2)

Logic and Computer Design Fundamentals, 4e

008 Pearson Education, Inc.

(المحدد المحادث المحدد المحدد

Chapter 4 15



#### Unsigned Subtraction (continued) (D) see it stigits there (D) • The subtraction $2^{h} - D$ , is taking the 2's complement of D ■ To do both unsigned addition and unsigned subtraction requires अव्यक्त · Addition and Subtraction are performed in parallel and Subtract/Addchooses between them Borrow Binary subtractor Binary adder Quite complex! Goal: Shared simpler Selective logic for both addition 2's complementer Complement 1 = Schoot ) & Su lois and subtraction OLS 1319 Laryotruction J الم على على ال MUX على الله على الم Introduce compléments Subtract/Add S Quadruple 2-to-1 multiplexer. as an approach width =4pits Result Chapter 4 quad. one output


Selectline (5)

### Complements (2Types of complements):

- For a number system with radix (r), there are two complements:
  - Diminished Radix Complement
    - Famously known as (r-1)'s complement
    - Examples: Jr
      - · 1's complement for radix 2 (binerry system)
      - · 9's complement for radix 10 (decimal system)
    - For a number (N) with n-digits, the diminished radix complement is defined as:

- - Famously known as r's complement for radix r
  - Examples:
    - · 2's complement in binary
    - 10's complement in decimal
  - For a number (N) with n-digits, r's complement is defined as:
    - $r^n N$ , when  $N \neq 0$
    - 0, when N=0

#### **Diminished Radix Complement**



Binary 1's Complement (bit) (bit) (15) is file god x

(0110011)2 -> (1001100)2

For r = 2,  $N = 01110011_2$ , n = 8 (8 digits):  $(r^n - 1) = 256 - 1 = 255_{10}$  or  $111111111_2$ 

■ The 1's complement of 01110011<sub>2</sub> is then:

11111111 - <u>01110011</u> 10001100

Since the  $2^n-1$  factor consists of all 1's and since 1-0=1 and 1-1=0, the one's complement is obtained by complementing each individual bit (bitwise NOT)

ogic and Computer Design Fundamentals, 4e

Cinter 2

# 

#### Radix Complement

For number N with n-digit and radix (r): for the binary musher = it is cathed 2's

• If  $N \neq 0$ , r's complement of  $N \neq r^n - N$ 1 side SNP ( r's complement = (r-1)'s complement + 1

- (If N = 0) r's complement of N = 0)
- Example: Find 10's complement of (92)<sub>10</sub>
  - r = 10, n = 2
  - Answer is  $10^2 (92)_{10} = (8)_{10}$
  - Notice that 9's complement of (92)<sub>10</sub> is (7)<sub>10</sub> 10's complement = 9's complement + 1
- Example: Find 16's complement of (3AE7)<sub>16</sub>
  - r = 16, n = Actimal 11 last of be
  - Answer is  $16^4 (3AE7)_{16} = (10000)_{16} (3AE7)_{16} = (C519)_{16}$
  - 15's complement =  $(C518)_{16} \rightarrow 16$ 's complement =  $(C518)_{16} + 1 = (C519)_{16}$

(n-1)'s complement = (n-1)-N

r's complement = (r-1)'s complement +1 V'-N = r75-N (+1)

Chapter 4 21

### Binary 2's Complement ( Lucia) For r = 2, $N = 01110011_2$ , n = 8 (8 digits), we have: • $(r^n) = 256_{10} \text{ or } 100000000_2$ The 2's complement of 01110011 is then: $2^{n}-N$ . (1000 11 00) 2+1 = (1000 1101) Note the result is the 1's complement plus 1, a fact that can be used in designing hardware Remember the 2's complement of (000..00), is (000..00), • Complement of a complement restores the number to its original بي الم الرقم لغسه . The Complement of complement $N = 2^n - (2^n - N) = N$ **Alternate 2's Complement Method**

### Alternate 2's Complement Method

- Given: an *n*-bit binary number, beginning at the least significant bit and proceeding upward.
  - Copy all least significant 0's
- 2's Complement Example:

10010100

• Copy underlined bits:

and complement bits to the left:

01101/100 complementice


تبعي عماحي


Chapter 4


( المواد المورد ■ For n-digit, unsigned numbers M and N, find M – N in base 2: · Add the 2's complement of the subtrahend N to the minuend M: Innuend M:  $M - N \longrightarrow M + (2^n - N) = M - N + 2^n$ If M > N, the sum produces end carry 2n which is discarded; and from above M-N remains If  $M \le N$ , the sum does not produce end carry, and from above, is equal to  $2^n - (N - M)$  which is the 2's complement of (N - M) obtain the result (N - M), take the 2's complement of

Logic and Computer Design Fundamentals, 4e

the sum and place a "-" to its left







# Signed Integers (Film to (6) 511)

- Positive numbers and zero can be represented by unsigned n-digit, radix r numbers. We need a representation for negative numbers
- To represent a sign (+ or -) we need exactly one more bit of information (1 binary digit gives 2¹ = 2 elements which is exactly what is needed).
- Since computers use binary numbers, by convention, the most significant bit is interpreted as a sign bit.

 $s a_{n-2} \dots a_2 a_1 a_0$ 

where:

S = 0 for Positive numbers

S = 1 for Negative numbers

and a<sub>i</sub> = 0 or 1 represent the magnitude in some form

ogic and Computer Design Fundamentals, 4e

#### **Signed Integer Representations**

- \* Signed-Magnitude: here the (n-1) digits are interpreted as a positive magnitude

    $(\text{Max} = +(2^{n-1}-1))$   $(\text{Min} = -(2^{n-1}-1))$   $(\text{Min} = -(2^{n-1}-1))$  (Min
  - or Computer Design Fundamentals, 4e

### Signed Integer Representation Example

| r | = | 2, | n | = | 3 |
|---|---|----|---|---|---|
|   |   |    |   |   |   |

|        | mer C                                   | * 1 1          | Constitution of the Consti |
|--------|---|----------------|--|
| Number | Signed-Magnitude                        | 1's Complement | 2's Complement   |
| +3     | 011                                     | 011            | 011  |
| +2     | 010                                     | 010            | 010  |
| +1     | Q01                                     | 001            | 001 5  |
| +0     | 000                                     | (000) ou si    | 000  |
| -0     | 100 نعم الم المواد<br>101 نعم الم       | 111 6115       | فقط  |
| -1     | الما الما الما الما الما الما الما الما | 110            | 111  |
| ,-2    | 110                                     | 101            | 110  |
| -3     | 111                                     | 100            | 101  |
| -4     | ·                                       |                | (100)  |

Represent the number -9 using 8-bits

aulunt

Ji tie

most Significant bit.

Logic and Computer Design Fundamentals, de

PowerPoint® Slides

### 

2's Complement Signed Numbers

#### 2's Complement Signed Numbers

- - Focus of the course . باله عنو جسال عنو جسال العدد الموهد رعب الله عنو جسال المعدد الموهد وعب الله عنو جسال المعدد الموهد وعبد الموهد الموه
- For any n-bit 2's complement signed number  $(b_{n-1}b_{n-2}b_{n-3} \dots b_2b_1b_0)$ , the decimal value is given by

$$Value = (-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^{i} \times b_{i} + \sum_{k=0}^{n-2} 2^{i} \times b_{i} + \sum_{$$

Example: What is value of the 2's complement number (100111)<sub>2</sub>?

$$Value = -2^{5} \times 1 + 7 = -25$$


de and Geopotter Design Fundamenials, 4e

Chapter 4 31


### Signed-2's Complement Arithmetic


- Addition:
  - · Add the numbers including the sign bits
  - · Discard the carry out of the sign bits
- Subtraction: A+(-B) عن ريف المعلق = A+B+1
  - · Form the complement of the number you are subtracting
  - Follow the same rules for addition
  - $A B = A + (-B) = A + (\overline{B} + 1)$

Logic and Computer Deelgn Fundamentals, 4e PowerPoint® Slides



# Signed 2's Complement Subtraction





Carry-out is ignored

Logic and Computer Design Fundamentals, 4e

# Signed Numbers


- Subtraction can be done by addition of the 2's Complement
  - 1. Complement each bit (1's Complement)
  - 2. Add 1 to the result
- The circuit shown computes A + B and A B:

- Subtract (S = 1):  $A B = A + (2^n B) = A + \overline{B} + 1$ 
  - The 2's complement of B is formed by using XORs to form the 1's complement and adding the 1 applied to C<sub>0</sub>
- Add (S = 0): A + B
  - B is passed through unchanged
- Same Hardware for Signed and Unsigned numbers



Computer Design Fundamentals, 4e

one province Education, Inc




Chapter 4 35

#### **Overflow Detection**

- In computers, the number of bits is fixed ( ) [ )
- Overflow occurs if n+1 bits are required to contain the result from an n-bit addition or subtraction

Unsigned number overflow is detected from the end carry-out when adding two unsigned numbers

· Overflow is impossible for unsigned subtraction



2 2

- Signed number overflow can occur for:
  - · Addition of two operands with the same sign
  - · Subtraction of operands with different signs

حيث أن الر (م) والظالفاع (ع) لا يقوا لتمثيد بعد علة الجح، العدرين المؤسلين .

ic and Computer Design Fundamentals, 4e

#### Signed-number Overflow Detection • Signed number cases with carries $C_n$ and $C_{n-1}$ shown for correct result signs: والحامة والمامة والم (indicating overflow): (OR gate) (0) 11 الرافلة عليها (Cin) ental. n-bit Adder/Subtractor inaluding (xax) Chapter 4 37 Present Education, Inc

## Signed-number Overflow Examples

■ 8-bit signed number range between: -128 to +127 <

$$(+70) 01000110 + + (+80) 01010000 10010110 (-106) 
$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$$$

$$(+70) 01000110$$
- +
$$(-80) 01010000$$

$$10010110 (-106)$$

$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$(-70) \quad 10111010$$
+ +
$$(-80) \quad \frac{10110000}{101101010} \quad (+106)$$

$$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$$

$$(-70) 10111010$$

$$- +$$

$$(+80) 10110000$$

$$101101010 (+106)$$

$$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$$

Logic and Computer Design Fundamentals, 4e



### Other Arithmetic Functions

- "ريا له مقدار معين . Incrementing
- Decrementing : Decrementing
- Multiplication by Constant
- Division by Constant
- Zero Fill and Extension

#### Zero Fill


- **Zero fill:** filling an *m*-bit operand with 0s to become an *n*-bit operand with n > m
- Filling usually is applied to the MSB end of the operand, but can also be done on the LSB end
- Example: 11110101 filled to 16 bits
- MSB end: 0000000011110101 (Zero Extension)
  - · LSB end: 1111010100000000

Chapter 4 4

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>(6)</sup> Slides

## Charter & Part 4

#### Introduction to Sequential Circuits



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 5 - Part 1 5

#### **Types of Sequential Circuits**

- Depends on the times at which:
  - · storage elements observe their inputs, and
  - storage elements change their state




(Storage elements) with cire co.

- instances of time ( clock pulses from a clock)

   Storage elements observe inputs and can change state only in relation to a timing signal (clock pulses from a clock)
- · Simple to design but slow


Asynchronous



- Behavior defined from knowledge of inputs at any instant of time and the order in **continuous** time in which inputs change
- · Complex to design but fast

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>©</sup> Slides

# 




- Any storage element can maintain a binary indefinitely (as long as the power is on) until directed by the input signals to switch
- Storage elements: Latches and Flip-flops (FFs)
- Latches and FFs differ in:
  - \* Number of inputs
  - Manner in which the inputs affect the binary state
- Latch:
  - · Asynchronous
  - · Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

(Flip-flops) made of (latches).

PowerPoint® Slides 2008 Pearson Education, Inc.


Chapter 5 - Part 1



Timing Waveform of NOR SR Latch

### Timing W.

# Timing Waveform of NOR SR Latch



ogic and Computer Design Fundamentals, 4e owerPoint® Slides 2008 Pearson Education, Inc.

Chapter 5 - Part 1 9

# Basic (NAND) <u>SR</u> Latch (Signal active low) نازرة المعلما على المعلم ال

- Cross-coupling two NAND gates
- Active low inputs

| R | <u>s</u> | Q     | Q         | Comment                        | 2000                       |
|---|----------|-------|-----------|--------------------------------|----------------------------|
| 0 | 0        | 1     | 1         | Not allowed                    | 11-56                      |
| 0 | 1        | 0     | 1,        | eset (see Reset                | د فعاج لنزمع مراهة         |
| 1 | 00       | ion 1 | 0 5       | et(rest) Set                   | اذا الأعتبينا حوداك منوي ا |
| 1 | 1        | Q     | $\bar{Q}$ | t (rest) Set<br>Hold, no chang | ge Time                    |

| - |    |      | -       | ( ) (        |
|---|----|------|---------|--------------|
| 1 | 00 | 1001 | 0 5     | t(rest) Set  |
| 1 | 1  | Q    | $ar{Q}$ | Hold, no cha |
|   |    | Tin  | ie se   | equence      |

 $\overline{S} = 0, \overline{R} = 0 \text{ is}$ forbidden as


behavior:


 $\overline{S}$  (set)

Time

on So

(T.T) 11





| R  | S | Q | Q | Comment              |
|----|---|---|---|----------------------|
| 1  | 1 | ? | ? | Stored state unknown |
| 1  | 0 | 1 | 0 | "Set" Q to 1         |
| 1  | 1 | 1 | 0 | Now Q "remembers" 1  |
| -0 | 1 | 0 | 1 | "Reset" Q to 0       |
| 1  | 1 | 0 | 1 | Now Q "remembers" 0  |
| 0  | 0 | 1 | 1 | Both go high         |
|    |   |   |   |                      |

Unstable!

5 R - Free (900) 1 1 ? ? Unstable! Clocked SR Latch (Pulse-triggered Latch) TSRNANA/ SRNOR) II WE JUST The operation of the basic NOR and basic NAND latches can be modified by a providing a control input (C) that determines when the state of the latch can be changed

Adding two AND gates to basic SR latch OR SR 00 First (5/R) Jump, Adding two NAND gates to SR basic latch C R S Q Q Comment SR/SR JUSTI Q X Hold, no change - Die Max (lateches) الم حملاف الأول: 0 Hold, no change 0 0 ō 0 T 1 0 sot Set reset Reset SENAND JU 0 1 المفتلان الكانى: Not allowed nor I nond it. Q erR JI ■ Has a time sequence behavior similar to the basic S-R latch except that \( \text{\te}\text{\texi}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\t

the S and R inputs are only observed when the line C is high

C means "control" or "clock"

( hold )

Logic and Computer Design Fundamentals, 4e

PowerPoint® Slides

© 2008 Pearson Education, Inc.

c = 1 (chappage)

: (clody; (c) ) (aux \*


### Clocked SR Latch (continued)

■ The Clocked SR Latch can be described by a table:

|                                  | 1                | 100 |            |         |                            |
|----------------------------------|------------------|-----|------------|---------|----------------------------|
|                                  | Q(t              | ) S | R          | Q(t+1)  | Comment                    |
| c d                              | 0 ب العتيمة المذ | 100 | 0مي        | 0       | No change                  |
|                                  | 5 <0             | 0 3 | 2 1        | 0:      | Clear Q (Reset)            |
| $R \longrightarrow \overline{Q}$ | 0                | 1   | 0          | next 1  | Set Q                      |
| for                              | الله             | 1   | 1          | 2???    | Indeterminate (not allowed |
| ■ The table describes that       | rge 1            | 0   | 0          | 1       | No change                  |
| what happens after the           | 1                | 0 . | 1          | 0       | Clear Q                    |
| clock [at time (t+1)]            | 1                | . 1 | 0          | 1       | Set Q                      |
| based on:                        | [1               | 1   | 1          | ???     | Indeterminate              |
| • current inputs (S,R) and       |                  |     | S          | over to | A STATE OF THE STATE OF    |
| • current state Q(t)             |                  |     | - C<br>- R | 4       |                            |

# Clocked SK Charter & Part 1


D Latch not I obside " ( التعديل لحل مشكلة المصادة الم




|  | C | D | Q    | Q       | Comment   | D Late       |
|--|---|---|------|---------|---|--------------|
| F  | 0 | x | Q    | $ar{Q}$ | Hold, no change -   | o Il amp     |
|  | 1 | 0 | 0    | 1       | Reset (cho  | nge lus hold |
|  | 1 | 1 | 1    | 0       | Set   | sof ← (D)    |
| Logic and Compute<br>PowerPoint® Slides<br>© 2008 Pearson Ed |   |   | men. | مع لكا  | وعِل أَنْهُ (D/D)<br>صحيل أَنْ يَكُونُوا (١)<br>(لوست، بالثالي تَمَ عَا | result (D)   |

Chapter 5 - Part 1 13


#### Variations of Clocked SR and D Latches



SR Master-Slave Flip-Flop




Consists of two clocked SR latches in series with the clock on the second latch inverted



- The input is observed by the first latch with C = 1  $\rightarrow because (c)$
- The output is changed by the second latch with  $C = 0 \longrightarrow \beta e cause(\overline{c})$
- The path from input to output is broken by the difference in clocking values (C = 1 and C = 0)


ic and Computer Design Fundamentals, 4e rerPoint<sup>a</sup> Slides





# Master-Slave Flip-Flop Problem 20 catching


S and/or R are permitted to change while C = 1



Logic and Computer Design Fundamentals, 4e PowerPoint® Slides

should have been 0

#### 0s Catching




PowerPoint® Slides © 2008 Pearson Education, Inc.



### Edge-Triggered D Flip-Flop

The edge-triggered D flip-flop is the same as the master-slave D flip-flop D




- Replacing the first clocked SR latch with a clocked D latch or
- · Adding a D input and inverter to a master-slave SR flip-flop
- The 1s and 0s catching behaviors are not present with D replacing S and R inputs
- The change of the D flip-flop output is associated with the negative edge at the end of the pulse
- It is called a negative-edge triggered flip-flop

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 5 - Part 1 21

6/1 atching 1






D.

 Formed by adding inverter to clock input

sine Silvis (puls) lynes a

oschatolegy - (master) Il 6,50 cline 1= clock de Jay (skar) 11 9



1=clax de de slave 110

negative deas-

D

 Our choice as the standard flip-flop for most sequential circuits

C= Ochdage

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides @ 2008 Pearson Education, Inc.

same time


Chapter 5 - Part 1


positive de as

C=1

C

Q







PowerPoint® Slides

© 2008 Pearson Education, Inc.


Chapter 5 - Part 1

(قبوره) تعطمون (ق) نهم (د) ونا





# 5-4 Sequential Circuit Analysis





#### General Model

JIco: Q \* • correct state.

JI co: D\* •


next state.

- Current or Present State at time (t) is stored in an array of flip-flops.
- Next State is a Boolean function of State and Inputs.

 Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).

combridation المستور به الماران المستور المحلمة المستور المست

(NSL)





#### Previous Example (from Fig. 5-15) Input: Comb. Input logic DA = A.X+B.X ولايوعد داعن للت Output: Y X (A+B) State: Present (A(t), B(t)) Example: (AB)=(01), (10)Next State Next\_State: DB = A.X $(D_A(t), D_B(t))$ = (A(t+1), B(t+1))or A(++1)/8(++1) ( next state six. D(A)/D(B) - you y & A(E) / B(E). (AIB) " 2 2 bits - The Is this a Moore or Mealy machine? Output logic external input (3) J) or is all put (y) and (y) and (output) with the meals) with and (meals) external output (4) Y=(A+B). X (mealy) go Ililingully ledg (x) is aile el

### Step 1: Input and output equations

- Boolean equations for the inputs to the flip flops:
  - $D_A = AX + BX$
  - $D_B = \overline{A} X$
- Output Y
  - $Y = \overline{X} (A + B)$


• 
$$A(t+1) = D_A = A(t) X + B(t) X$$


Also can be written as

• 
$$A(t+1) = D_A = A(t) X + B(t) X$$


•  $B(t+1) = D_B = \overline{A(t)} X$ 

•  $Y = \overline{X} (A(t) + B(t))$ 





and the outputs are Next State and Output State Table For The Example For the example: A(t+1) = A(t) x + B(t) x $B(t+1) = A'(t) \times$ (row) LS "iléalix Y(t) = X'(B(t) + A(t))als is transcession de Inputs of the table Outputs of the table لحالة أعزى أي نتقالمنا isos state of UState 00 State It vivoi jes of **Present State** Input Next State Output تفسها مش شرط الانتقال 23 rows froms (2m+n) rows ® A(t) B(t) ® A(1+1) BITT X Y کنیدة مَولدة ال (row) 0 0 0-0 نعول لوكنا فوال 0 0 0 1 0 or state (current) 0 1 0 0 0 1 (٥,٥) ه وجاد 0 1 1 1 0 sh (Ltugmi IL (X) 0 1 0 0 0 1 (0) ويحقون ال 0 .1... wast . ..0-. 0 \*m. no. of flip-flops oi(0,0) nextstate 1 0 0 0 \* n. no. of inputs(x) state I view vai 1 0 6 15% 10 19 Hadfug Justice 23 = 2 = 4 = 2 يكن =(م) خرقم من فلال السنهماك المي كتناهم بالتقويف بيه الد طبعهما وعلنا



Step 3: State Diagrams

State table.

The sequential circuit function can be represented in graphical form as a state diagram with the following components:

A <u>circle</u> with the state name in it for each state

A <u>directed arc</u> from the <u>Present State</u> to the <u>Next State</u> for each <u>state transition</u>


 A label on each <u>directed arc</u> with the <u>Input</u> values which causes the <u>state transition</u>, and

A label:


In each <u>circle</u> with the <u>output value produced</u>, or


 On each <u>directed arc</u> with the <u>output value</u> produced.






State





Example2

Derive the state table and state diagram for the sequential circuit



X E YOA


Fuction 3: (1) 11 212


odd

(5=B)


.0


41





#### Example 1 we will use an SR (( Master Slave) Alip flaps)] Derive the state table and state diagram for the sequential circuit: the same input the output \* لافك أنَّ الـ (inputs) ا يَا صَا المج لكيلافيج وملائد لازمهر 22 morter let 2000 Tregiver unes U cill miney ailane Double (0/1) catching QB(t) \* write the inputs/outputs equation for this: sequential circuit: Size = 8x10 CIK/control John day Ja (2-inputequations) 29es boli (Sigflop) US x S(A) = X + QA - SIR WADD R(A) = X + QA - SIR X • QA = X + QA & The output . Equations: y(t) = y = \* (QA.QB)+X SB) = QB + QA = QB - QA) (Mealy design) 45 A(B) = QB+QA). output) ablear input rege ais






### Step1: Flip-Flop Input Equations

- Variables
  - · Inputs: None
  - Outputs: Z
  - State Variables: A, B, C
- Initialization: Reset to (0,0,0)
- Equations


• 
$$A(t+1) = BC$$


$$Z = A$$

- B(t+1) = B'C + BC'= B ⊕ C
- C(t+1) = A'C'



Step 3: State Diagram






### Formulation: Finding a State Diagram

 In specifying a circuit, we use states to remember meaningful properties of past input sequences that

This on contract

- are essential to predicting future output values.

  المالية ال ستلح للعفاظ على العتمة السابعة sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurrence.
  - Next, the state diagram, will be converted to a state table from which the circuit will be designed.




Sequence Detector Example: 1101


Sequential design X
system:
?
CLK Mealy machine


Overlapping sequences are allowed


59




|            |   |                   |  |                    | The same of the sa |       |
|------------|---|-------------------|--|--------------------|--|-------|
|            | نعود لنوسل  | present state     | ingets   | matshele           | ordpids .  |       |
|            | (State ) act ) (State ) Jose (S) (table)  | So of             | 0  | 50 (00)            | 0  |       |
|            | (d'agran  | So 02             |  | 5, (0)             | 0  |       |
|            | (State) Jose O;   | 5, 01             | 0  | Se (00)<br>Se (10) | 0  |       |
|            | الم عادي عوادة الاسطم.  | S2 10             | 0  | 5 3 (11)           | 0  |       |
|            |   | 5 10              | 1  | 52 (10)            | 0  |       |
|            | الله (DB) الما الله الله الله الله الله الله الله   | 53 11             | 0  | So (100)           |  |       |
|            | (2) To it (design ) his Sign  | 53 11             | 1  |                    | 0  |       |
|            | DA = AB + ABX   | 2                 | A STATE OF A STATE OF THE STATE | 51 (01)            | 1  | 4.3   |
|            | ونسائي (مَا أَنَّا الله الله  |                   | 11   |                    |  |       |
|            | (DB) JJ   | Δ.                | *  |                    | 40   |       |
| -          | The same of the sa        |                   | 1 1 is a de  | •                  | 1  |       |
|            | و اطستور می فیرم<br>در (عامل) ممتر عن فیرهامن ال (عامل) لا  | ates or of chair  | 100 to 600 (5  | 点 ( ) of fines     | ) JI district  |       |
| <b>一</b> ツ | 2 (States) I will so sure of binas)   | 1 0 50 01 (State) | 150 S 600 1 50   | ~ (Ustates) (      | 2.1  |       |
| as as      | So = 00 3 (0)-1-1   | ai (elid). 1-2 Qu | me (m) ( 5   | 2 53               |  |       |
| sto        | و اطستور من فيهم.<br>و (states) الممتنز عن فيرها الد (states) لز<br>و (cale) ممتنز عن فيرها الد (علم الد (cale) لز<br>المراد ( المراد ( المراد | 1200              | J  |                    |  |       |
| a er       | 63 = 11   |                   |  |                    |  |       |
|            |   |                   |  |                    |  |       |
|            |   |                   | agent street street  |                    |  | 3 3 1 |
|            | TEER BR   |                   |  |                    |  |       |
|            |   |                   |  |                    |  |       |
|            |   |                   |  |                    |  |       |














#### Up/Jown &counters-


















## 

#### J-K Flip-Flop Excitation Table

Characteristic 11 Insc

(inputs) Il is foresent/ JI is : or sandy is larger of the control of the control

|                   | Q(t)           | Q(t +1)          | J    | K      | Operation      |
|-------------------|----------------|------------------|------|--------|----------------|
| www 00 (0) 4      | - 0            | 0 型              | О    | ×      | No change (hok |
| (o)               | O              | 1-3              | 1    | ×      | Set            |
| ox                | 1              | 0-3              | ×    | 1      | Reset          |
| don't             | (1             | 1 - 35           | ×    | 0      | No Change      |
| V                 |                | e CISCO<br>Innui |      | ) (I   | (set)          |
| 10 (set)          | Rech           | (XI)             |      | 4      | 0/0 (togg/c).  |
| [=1-> 11 (toggle) | Resch<br>Jugal | 1) -> (1)        | /. · | ****** | X0-            |



Behavior described by its characteristic (روم table:

(JK-FF) JULS 9 Has a single input T

مرورين (۱R)

intialization

(Resel / Set)

لا نه بيون لانقل

■ For T = 0, no change to state

■ For T = 1, changes to opposite state

Same as a J-K flipflop with J = K = T

| T    | Q(t+1)                            |                      |
|------|-----------------------------------|----------------------|
| 0    | Q(t) no change<br>Q(t) complement | (hold) (complement)  |
| Cham |                                   | ر حيالعال ما المالية |

Characteristic equation:

$$Q(t+1) = T'Q(t) + TQ'(t)$$

Equation) I is  $T \oplus Q(t)$ To the plementation  $T = T \oplus Q(t)$ The proposition  $T \oplus Q($ 

direct




table:

T Q(t) Q(t+1)

O held O

July

O complexit

Tragic

Characteristic

#### T Flip-Flop Realization

■ Using a D Flip-flop: D=T⊕Q(t) = present state.

(D.FF) is (T.FF) sti.

T

D

C

- Cannot be initialized to a known state using the T input
  - Reset (asynchronous or synchronous)
    essential

## T Flip-Flop Excitation Table

| מ              | next state = current state  next state = current | e -> T=<br>rent of<br>state - | > T=1                                    |
|----------------|--|-------------------------------|--|
| OH)            | Q(t +1)  | T                             | Operation 1 toggle.  Operation 1 toggle. |
| 9              | Q(t) @   | 0                             | No change (hold)                         |
| - <del> </del> | $\overline{Q}(t)$                                | 1                             | Complement(toggle)                       |

## 

For analysis

Characteristic table - defines the next state of the flip-flop in terms of flip-flop inputs and current state We have logic Diagram

- Characteristic equation defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.
- Excitation table defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

For design


wehave we want to build the logic the state diagram. diagram

83

## D Flip-Flop Descriptors

Characteristic Table


| D | Q(t+1) | Operation |  |  |
|---|--------|-----------|--|--|
| O | 0      | Reset     |  |  |
| 1 | 1      | Set       |  |  |



• Characteristic Equation Q(t+1) = D

Excitation Table

| Q(t+1) | D | Operation |
|--------|---|-----------|
| Q      | 0 | Reset     |
| 1      | 1 | Set       |





#### S-R Flip-Flop Descriptors

Characteristic Table

racteristic Equation
$$Q(t+1) = S + R Q, S \cdot R = 0$$


$$Q(t) \cdot \overline{S} \cdot \overline{R} + S \cdot \overline{R} \cdot 1.$$

Excitation Table 1

| Q(t) | Q(t+1) | SR  | Operation           |
|------|--------|-----|---------------------|
| 0    | 0      | 0 X | No change / Rout    |
| 0    | 1      | 1 0 | Set                 |
| 1    | 0      | 0 1 | Reset               |
| 1    | 10     | X O | No change /set (10) |

### Flip-flop Behavior Example


Use the characteristic tables to find the output waveforms for the flip-flops shown: positive edges. -> changes.




# (continued)

(continued)

Use the characteristic tables to find the output waveforms for the flip-flops shown:



## Exercise: Find State Diagram



## 

\* Stide (88) 8- Exercises.

- ( outputs / inputs ) JI The Signations
- (State) Jigisi (table)
- (3) (State ) I row;
- more meeting

ومن هذا المثال نسستي أنتُ السقسم (moore) لأنه لا ياب (inputs)

10 (x) indinputs) / (one) output y= ABBOC.

T(A) = C. A. S for Flip flops The input Equations

T(B) = A. A. S for Flip flops The input Equations

T(C) = B. S for Flip flops

T(C) = B. S for Flip flops

The input Equations

The input Equations

|                               | present State      |                                       |                    |  |                |                 |           |             |
|-------------------------------|--------------------|---------------------------------------|--------------------|--|----------------|-----------------|-----------|-------------|
| 2:⊗                           | A   B   C          | no-inputs                             | T(A)== 7           | CBY LIN  | state          | Salaye Pelantas | outputs   |             |
| 2                             |                    |                                       | ()(teggle)         | 0 1  | A <sup>+</sup> | B+ c+           | Y         |             |
| ريمي<br>الاصقالان<br>عادي متل | 600                |                                       | (rold)             | The state of the s | 0              | 0 0             | 0         |             |
| عادی میل                      | 0 1 0              |                                       | 0                  | 0 0  |                | 10              |           |             |
| Truth                         | 100                |                                       | 1                  | 0 1  | 00             | 1 1             | .0        | 7           |
| 990                           | 101                |                                       | 0                  | 1 1  |                | 10              | -1        |             |
|                               | 1 10               |                                       | 0                  | 1 0  | 0              | 00              | 0         |             |
| 0797770608 F                  |                    |                                       |                    | 1 6  | 1              | 01              | 1         |             |
|                               | لكي يُعِيّى الـ (+ |                                       |                    | 1  | , (            | ,               | 1         |             |
|                               |                    | $\otimes$                             | رد اله (1)<br>مؤدی | re (00d)   | or (XOR        | ition) oil      | عيية      |             |
|                               | B)/T(c) 1103       |                                       | ئم ذالكرها         | (1) aṣi ù s  | 51 ←           |                 |           |             |
| 2                             | سِناءٌ علِم حُدِد  |                                       |                    |  | (next)         | نكتب الد        | ه : ممنوع | als als als |
| · tagle ~                     | US to 13/3 no chan | ne (hold)                             | 25 T               | (B)  | ( State)       | (state))        | لاييثكون  | ¥           |
| ) = T(B)                      | no chan            | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |                    |  |                |                 |           |             |
| (=1(4))                       |                    | L T(C) 20                             | 4                  | 2  | 11             |                 | 77        | 777         |
|                               |                    |                                       |                    |  |                |                 |           |             |

