

The first multiplication algorithm, using the hardware shown in Figure 3.3





FIGURE 3.9 A division algorithm, using the hardware in Figure 3.6

Divident = (Divisor x Quotient) + Remainder.

$a = A[2] \rightarrow \text{const}$
 $A[3] = b \rightarrow \text{store}$
 of


- $OV = Cout_n \text{ XOR } Cout_{n-1}$
- Real-Sign = $OV \text{ XOR } \text{Sign-bit}$
- Remainder always have the same sign as the Dividend
- Approach 2 for signed multiplication:
 - Sign-Extend the partial products
 - Subtract the last partial product when multiplier is negative (last bit (MSD)) = 1
- Single precision accuracy: 6 decimal
- Double precision accuracy: 16 decimal
- Sticky bit is used when both guard and round bits are exactly in the middle

Approach 1: Convert to positive num (63) iteration

Floating-point Instructions:


- o $fadd.s/d, fsub.s/d, fmul.s/d, fdiv.s/d, fsqrt.s/d$ (rd, fs1, fs2)
- o flw, fsw, fld, fsd (f0, offset) Base address
- o $feq.s/d, flt.s/d, fle.s/d$ (1 true, 0 false. Stored in integer register)

- 1) Add exponent
- 2) Multiply significant
- 3) Normalize
- 4) Round
- 5) determine sign of result.



Const in FP should be loaded from memo
 ~2's offset
 Const
 $flw f0, const(x)$
 Global Pointer (X3)
 return $\rightarrow \text{jalr } x0, 0(x)$

Array Mul. (2-dimensional array)
 store of instructions
 offset
 memAddress = offset + Base Address
 $sll \ x0, x0, 5$
 $add \ x0, x0, x0$
 $sll \ x0, x0, 3$
 $add \ x0, x0, x0$
 $flw \ f0, 0(x0)$
 mul, add, shift bits.
 $fsw \ f0, 0(x0)$




Significant $\rightarrow 1.000...0$ $\rightarrow 4.111...1 \times 2^{-2}$

Relative Precision $n = \lfloor \log_2 M \rfloor$, $M = 2^{23} = 2^{23}$

Single precision		Double precision		Object represented
Exponent	Fraction	Exponent	Fraction	
0	0	0	0	0
0	Nonzero	0	Nonzero	\pm denormalized number
1-254	Anything	1-2046	Anything	\pm floating point number
255	0	2047	0	\pm infinity
255	Nonzero	2047	Nonzero	NaN (Not a Number)

$(-1)^s \times (1 + \text{Fraction}) \times 2^{\text{Exponent} - \text{Bias}}$

Single Precision: Bias 127, min: 126, max: 127
 Double Precision: Bias 1023, min: 1022, max: 1023



$$c1 = g0 + (p0 \cdot c0)$$

$$c2 = g1 + (p1 \cdot g0) + (p1 \cdot p0 \cdot c0)$$

$$c3 = g2 + (p2 \cdot g1) + (p2 \cdot p1 \cdot g0) + (p2 \cdot p1 \cdot p0 \cdot c0)$$

$$c4 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0) + (p3 \cdot p2 \cdot p1 \cdot p0 \cdot c0)$$

$$C1 = G0 + (P0 \cdot c0)$$

$$C2 = G1 + (P1 \cdot G0) + (P1 \cdot P0 \cdot c0)$$

$$C3 = G2 + (P2 \cdot G1) + (P2 \cdot P1 \cdot G0) + (P2 \cdot P1 \cdot P0 \cdot c0)$$

$$C4 = G3 + (P3 \cdot G2) + (P3 \cdot P2 \cdot G1) + (P3 \cdot P2 \cdot P1 \cdot G0) + (P3 \cdot P2 \cdot P1 \cdot P0 \cdot c0)$$

mul rd, rs1, rs2 \rightarrow Carries lower 64 bits of Product
 mulh rd, mulh rs1, mulh rs2 \rightarrow "upper 64" " "
 mulhsu rd, mulhsu rs1, mulhsu rs2 \rightarrow "upper 64 bits" " "
 signed \rightarrow \pm sign bit
 unsigned \rightarrow \pm sign bit
 P.P. \rightarrow \pm sign bit
 P.P. \rightarrow \pm sign bit


RISC-V Multiplication

Iteration	Step	Multiplicand	Product
0	Initialization	0010	0 0000 0011
1	Prod (MS half) = Prod (MS half) + Multiplicand Then SRL Product	0010	0 0010 0011 0 0001 0001
2	Prod (MS half) = Prod (MS half) + Multiplicand Then SRL Product	0010	0 0011 0001 0 0001 1000
3	SRL Product	0010	0 0000 1100
4	SRL Product	0010	0 0000 0110

$$g_i = a_i \cdot b_i$$

$$p_i = a_i + b_i$$

$$c_{i+1} = g_i + p_i \cdot c_i$$



$$P0 = p3 \cdot p2 \cdot p1 \cdot p0$$

$$P1 = p7 \cdot p6 \cdot p5 \cdot p4$$

$$P2 = p11 \cdot p10 \cdot p9 \cdot p8$$


$$P3 = p15 \cdot p14 \cdot p13 \cdot p12$$

$$G0 = g3 + (p3 \cdot g2) + (p3 \cdot p2 \cdot g1) + (p3 \cdot p2 \cdot p1 \cdot g0)$$

$$G1 = g7 + (p7 \cdot g6) + (p7 \cdot p6 \cdot g5) + (p7 \cdot p6 \cdot p5 \cdot g4)$$

$$G2 = g11 + (p11 \cdot g10) + (p11 \cdot p10 \cdot g9) + (p11 \cdot p10 \cdot p9 \cdot g8)$$

$$G3 = g15 + (p15 \cdot g14) + (p15 \cdot p14 \cdot g13) + (p15 \cdot p14 \cdot p13 \cdot g12)$$



div/rem rd, rs1, rs2.
divu/remu

RISC-V Division

Divide By Zero:
ex: beq x4, x0, Exit
div x6, x5, x4

Overflow Prop in Div:
 $\frac{-2}{1} \rightarrow 00$ recur
لازم انك شرطيا بكون
اذا اخطا سا
يج على
دما

ALU control lines	Function
0000	AND
0001	OR
0010	add $\rightarrow +(\text{leaf/store})$
0110	subtract $\rightarrow -(\text{branch})$

Instruction	ALUSrc	Memto-Reg	Reg-Write	Mem-Road	Mem-Write	Branch	ALUOp1	ALUOp0
R-format	0	0	1	0	0	0	1	0
ld	1	1	1	1	0	0	0	0
sd	1	X	0	0	1	0	0	0
beq	0	X	0	0	0	1	0	1

Addition F.P

- Align \rightarrow \pm sign bit
- Add significant
- Normalize
- Rounding \rightarrow \pm sign bit

And Remainder

Name	Field	7 bits	5 bits	5 bits	3 bits	5 bits	5 bits
R-type	func7	rs2	rs1	func3	rd	opcode	
I-type load	immediate[11:0]	rs1	func3	rd	opcode		
I-type store	immed[11:5]	rs2	rs1	func3	immed[4:0]	opcode	