

$$\text{CPU Time} = \text{CPU Clock Cycles} \times \text{Clock Cycle Time}$$

$$= \frac{\text{CPU Clock Cycles}}{\text{Clock Rate}}$$

"X is n time faster than Y"

$$\text{Performance}_x / \text{Performance}_y = \text{Execution time}_y / \text{Execution time}_x = n$$

$$\text{Clock Cycles} = \text{Instruction Count} \times \text{Cycles per Instruction}$$


$$\text{Clock Cycles} = \sum_{i=1}^n (\text{CPI}_i \times \text{Instruction Count}_i)$$

$$\text{CPI} = \frac{\text{Clock Cycles}}{\text{Instruction Count}} = \sum_{i=1}^n \left(\text{CPI}_i \times \frac{\text{Instruction Count}_i}{\text{Instruction Count}} \right)$$


Relative frequency

Instruction Class	Clock Cycles Required
Load	5
Store	4
Branch	3 or 4
Arithmetic-logical	4

ALU ctrl for so, Mc




Multi-Cycle Datapath




$a = A[2] \rightarrow \text{load}$
 $A[3] = b \rightarrow \text{store}$


Multi-cycle ctrl



$2^{12} \times 17$
 ROM Need Address
 Address: 12 bit
 = 7 bit opcode + 4 bit current state + 1 bit zero flag

Instruction	OpCode	OpType	OpSize	OpFormat	OpComment
Load	00000	OpType	OpSize	OpFormat	OpComment
Store	00001	OpType	OpSize	OpFormat	OpComment
Branch	00010	OpType	OpSize	OpFormat	OpComment
OpCode	OpType	OpSize	OpFormat	OpComment	





Signals not mentioned in state diagram

- 1) x → Mem select line + ALUOp
- 2) 0 → other ctrl

NSL Truth Table

Current State (S ₁ S ₂ S ₃ S ₄)	Input (OpCode + Zero Flag)	Next State (NS ₁ NS ₂ NS ₃ NS ₄)
0000 (State0)	Op[6:0] = xxxxxxx	0001
0001 (State1)	Op[6:0] = x00011 (LD)	0010
0001 (State1)	Op[6:0] = 010001 (SD)	0010
1001 (State1)	Op[6:0] = 011011 (R-format)	0010
0001 (State1)	Op[6:0] = 110001 (BEQ)	1000
1000 (State2)	Op[6:0] = xxx001 (LD)	0010
0010 (State2)	Op[6:0] = 010011 (SD)	0010
0011 (State2)	Op[6:0] = xxxxxxx	0100
0100 (State4)	Op[6:0] = xxxxxxx	0000
0101 (State4)	Op[6:0] = xxxxxxx	0000
0110 (State6)	Op[6:0] = xxxxxxx	0111
0111 (State6)	Op[6:0] = xxxxxxx	0000
1000 (State8)	(Op[6:0] = xxxxxxx) & (Zero Flag = 1)	0000
1000 (State8)	(Op[6:0] = xxxxxxx) & (Zero Flag = 0)	1000
1001 (State9)	Op[6:0] = xxxxxxx	0000


$NS_1 = State0 + State2 ((Op = LD) + (Op = SD)) + State6 + State8 (Zero Flag = 0)$
 $NS_2 = S_1 S_2 S_3 S_4 + S_1 S_2 S_3 \overline{S_4} (\overline{Op_6} \overline{Op_5} \overline{Op_4} \overline{Op_3} \overline{Op_2} \overline{Op_1} \overline{Op_0} + \overline{Op_6} \overline{Op_5} \overline{Op_4} \overline{Op_3} \overline{Op_2} \overline{Op_1} \overline{Op_0})$
 $+ S_1 S_2 S_3 S_4 + S_1 S_2 S_3 S_2$
 Using the same approach write the equations for NS₃, NS₄, and NS₅.

OFL Truth Table

Current State (S ₁ S ₂ S ₃ S ₄)	PCWrite	Branch	IrD	MemRead	MemWrite	IrWrite	MemtoReg	ALUOp0	ALUOp1	ALUSrcA	ALUSrcB	ALUSrcC	RegWrite
0000 (State0)	0	0	0	1	0	1	X	X	X	X	X	X	0
0001 (State1)	0	0	X	0	0	0	X	0	0	1	0	1	0
0010 (State2)	0	0	X	0	0	0	X	X	X	X	X	X	0
0011 (State2)	0	0	1	1	0	0	X	X	X	X	X	X	0
0100 (State4)	1	0	X	0	0	0	1	0	0	0	1	0	1
0101 (State4)	1	0	1	0	1	0	X	0	0	0	1	0	1
0110 (State6)	0	0	X	0	0	0	X	1	0	0	0	1	0
0111 (State6)	0	0	X	0	0	0	X	0	0	0	0	1	0
1000 (State8)	1	1	X	0	0	0	X	0	1	0	0	1	0
1001 (State9)	1	0	X	0	0	0	X	0	0	0	1	0	0

$PCWrite = State_4 + State_8 + State_6 + State_8 + State_4 = S_1 S_2 S_3 S_4 + S_1 S_2 S_3 S_4 + S_1 S_2 S_3 S_4 + S_1 S_2 S_3 S_4$
 $IrD = State_1 + State_2 = S_1 S_2 S_3 S_4 + S_1 S_2 S_3 S_4$
 Using the same approach write the equations for the remaining control signals.

Input or output	Signal name	R-format	ld	sd	beq
Inputs	I[6]	0	0	0	1
	I[5]	1	0	1	1
	I[4]	1	0	0	0
	I[3]	0	0	0	0
	I[2]	0	0	0	0
	I[1]	1	1	1	1
I[0]	1	1	1	1	
Outputs	ALUSrc	0	1	1	0
	MemtoReg	0	1	X	X
	RegWrite	1	1	0	0
	MemRead	0	1	0	0
	MemWrite	0	0	1	0
	Branch	0	0	0	1
	ALUOp1	1	0	0	0
	ALUOp0	0	0	0	1
	jair	0	0	0	0



For sc, Mc ALU control

func	And	Or	RegWrite	operation 2bit
and	0	0	0	00
or	0	0	0	01
add	0	0	1	10
sub	0	1	1	10

- ALUOp[1:0], 00 - Addition, 01 - Subtraction, 10 - R-type
- ALU Control lines, 0000 - AND, 0001 - OR, 0010 - Add, 0110 - Subtract
- PCSource = Branch & Zero
- Slowest instruction in SC-CPU is ld (load)
 - 2 Memory accesses
 - 2 Register accesses
 - 1 ALU Operation

- In each cycle, only one major unit is allowed to be used in multi-cycle CPU (ALU/Mem/Register File).
- The values for the signals that are not mentioned in a state are either
 - Don't Care for MUX select signals and ALUOp OR
 - Deasserted (0) for all other control signals

Multi-Cycle Control

- Implementing the Next State Function with a Sequencer


Dispatch ROM1		
Opcode Field	Opcode Name	Value
0110011	R-Format	0110
1100011	beq	1000
0000011	ld	0010
0100011	sd	0010

Dispatch ROM2			
Zero	Opcode Field	Opcode Name	Value
0	1100011	beq	1001
1	1100011	beq	0000
0	0000011	ld	0011
1	0000011	ld	0011
0	0100011	sd	0101
1	0100011	sd	0101


State number	Address-control action	Value of AddrCtl
0	Use incremented state	3
1	Use dispatch ROM 1	1
2	Use dispatch ROM 2	2
3	Use incremented state	3
4	Replace state number by 0	0
5	Replace state number by 0	0
6	Use incremented state	3
7	Replace state number by 0	0
8	Replace state number by 0	0
9	Replace state number by 0	0

AddrCtl value	Action
0	Set state to 0
1	Dispatch with ROM 1
2	Dispatch with ROM 2
3	Use the incremented state


$$\text{Time between instructions}_{\text{pipelined}} = \frac{\text{Time between instructions}_{\text{nonpipelined}}}{\text{Number of stages}}$$



- Five stages, one step per stage
 - 1. IF: Instruction fetch from memory
 - 2. ID: Instruction decode & register read
 - 3. EX: Execute operation or calculate address
 - 4. MEM: Access memory operand
 - 5. WB: Write result back to register
- Pipeline increases throughput not latency (single instruction has same speed or less).
- Each instruction has the same latency.
- Hazard Types:
 - Structural: A required resource is busy.
 - Data: Need to wait for previous instruction to complete its data read/write
 - Control: Deciding on control action depends on previous instruction.



if stall = 1
 LIF/ID write & operate = 1
 for 1 cycle
 ready to
 start



- Branch Prediction: Assume it's always taken or not (not realistic).
- **Static branch prediction**, Based on typical branch behavior:
 - Predict backward branches taken.
 - Predict forward branches not taken.
- **Dynamic branch prediction**, Hardware measures actual branch behavior.

EX hazard

M to E

- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs1))
ForwardB = 1
- if (EX/MEM.RegWrite and (EX/MEM.RegisterRd ≠ 0) and (EX/MEM.RegisterRd = ID/EX.RegisterRs2))
ForwardB = 1

Load-use hazard when

- ID/EX.MemRead and (ID/EX.RegisterRd ≠ 0) and ((ID/EX.RegisterRd = IF/ID.RegisterRs1) or (ID/EX.RegisterRd = IF/ID.RegisterRs2))

ld x3
 add -, x3, -
 sub


F D E M w
 F D D E M w
 F F D ---

MEM hazard

w to E

- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs1))
ForwardA = 0
- if (MEM/WB.RegWrite and (MEM/WB.RegisterRd ≠ 0) and (MEM/WB.RegisterRd = ID/EX.RegisterRs2))
ForwardB = 0

Datapath with Hazard Detection



اگر آپ کو
 آگے بوسید

in this
 Disigns
 3 Register
 2 Mem write
 3 Mem read
 2 Branch
 1 ALU write
 1 ALU op
 cycle 5
 stage 5

- Static via prediction
- 1) predict backward (while) Not Taken
 - 2) predict forward (while) Not Taken

Data Hazard
 R-type → M to E / w to E
 ld inst → stall + w to E
 if we have dependancy.

ctrl Hazard (Branch)
 ① ⊕ comparator in Decode stage D
 → + 1 cycle stall
 OR ② ⊕ (via prediction)
 Assum: Always (Taken Not-Taken)
 by F D E M w
 PCT4 F D D w