

Chapter 1 Understanding Performance
 1. Algorithm 2. programming lang, compiler, architecture
 3. processor & mem system 4. I/O system.

Eight Guidelines
 1. Moore's law
 Resources double every 18-24 months
 Computer design takes years, the resources can double or quadruple.

2. Abstraction
 Increase productivity

3. Common case fast

4. Parallelism
 2 core


5. Pipelining
 Specific type of parallelism

6. Prediction
 Better ask for forgiveness than ask for permission

7. Hierarchy
 Cache (Fast, small, expensive) → HDD (slow, large, not exp.)



8. Dependability via Redundancy



Five components of a computer
 Input, output, memory, data path, control
 = Processor

Touch screen
 Capacitive
 Multiple touch
 BitMap
 1. Size 2. Resolution

Frame Buffer
 * same computer → "T is the same"
 * same compiler + same ISA
 (Ic) avg (Ici) is the same
 * same hardware → same CPI
 But not same CPI avg
 Performance ← IC, CPI
 Prog lang / algorithm / compiler

(safe place) مقاسه (تقريباً)

	DRAM	Magnetic Disk	Flash
Price/GByte	Expensive (\$)	Cheap (0.05 - 0.1)\$	Moderate (0.75 - 1)\$
Speed	Fast (50-70)ns	Slow (5-20)ms	Moderate (5-50)µs
Volatility	Volatile	Non-volatile	Non-volatile
Wearout	N/A	N/A	1,000,000 - 1,000,000 write

performance
 $Perf_{xy} = \frac{1}{Response\ Time}$
 $\frac{Perf_x}{Perf_y} = \frac{ET_y}{ET_x} = n$
 "x is n times faster than y"
 $CPU\ Perf = \frac{1}{user\ cpu\ time}$
 $CPU\ time = clock\ cycles \times T = \frac{clock\ cycles}{clock\ rate}$
 $clock\ cycles = IC \times CPI_{avg}$
 $CPU\ time = IC \times T \times CPI_{avg} = \left(\sum_{i=1}^n CPI_i \times IC_i \right) \times T$
 $CPI_{avg} = \frac{\sum_{i=1}^n CPI_i \times IC_i}{IC}$
 Relative freq. (1/2) يكون مضروباً

ISA → IC
 ↳ CPI
 ↳ clock period
 design: CPI
 Hardware → clock period - Tc

RISC-V Reg.

Name	Register number	Usage	Preserved on call?
x0	0	The constant value 0	n.a.
x1 (ra)	1	Return address (link register)	yes
x2 (sp)	2	Stack pointer	yes
x3 (gp)	3	Global pointer	yes
x4 (tp)	4	Thread pointer	yes
x5-x7	5-7	Temporaries	no
x8-x9	8-9	Saved	yes
x10-x17	10-17	Arguments/results	no
x18-x27	18-27	Saved	yes
x28-x31	28-31	Temporaries	no

Example of "Make the Common Case Fast": 12 saved, 7 temporary, and 8 argument is sufficient most of the time

$add\ rd, rs_1, rs_2$
 $sub\ rd, rs_1, rs_2$
 $sll\ rd, rs_1, const$
 $xor\ rd, rs_1, rs_2$
 $srl\ rd, rs_1, const$
 $or\ rd, rs_1, rs_2$
 $and\ rd, rs_1, rs_2$
 $lrd\ rd, (rs_1)$
 $scd\ rd, (rs_1), rs_2$

R-type

offset = index x 8

$lb\ rd, offset(rs_1)$
 lh " *signed int*
 lw " *int*
 ld " *long*
 lbu " *unsigned*
 lhu " *unsigned*
 lwu " *unsigned*
 $addi\ rd, rs_1, const$
 $srlui\ rd, rs_1, const$
 $ori\ rd, rs_1, const$
 $andi$ " *and*
 $jair\ x_0, 0(x_1)$

I-type

s-type {

- $sb\ rs_2, offset(rs_1)$
- sh " *short*
- sw " *word*
- sd " *doubleword*

sB {

- $beq\ rs_1, rs_2, L_1$
- bne " *32-bit const*
- blt " *ltui*
- bge " *addi*
- $bltz$ " *ltui*
- $bgez$ " *addi*

u-lui $rd, const$

di-lui x_1, L_1

Design principle

- 1) simplicity lower regularity
to (achieve better perf)
- 2) smaller is faster
↳ Reg is faster than mem and constant
→ compiler use reg for var
- 3) to get better perf.
- 4) conserve energy
- 5) optimization is imp. Reg
- 6) Good design elements good compromises
↳ keep format as similar as possible (regular)

signed mag neted
 $Range\ (+2^{n-1})\ to\ -(2^{n-1})$
 1's comp
 2's comp
 Basic Block
 $linking = PC + 4$
 $addi\ sp, sp, -4$
 $sd\ i$
 $sd\ i$
 Non-leaf saved, result argum, temp
 Memory layout

Instruction	Format	func7	rs2	rs1	func3	rd	opcode
addi (add immediate)	I	constant	reg	reg	000	reg	0010011
ld (load doubleword)	I	address	reg	reg	011	reg	0000011
add (add)	R	0000000	reg	reg	000	reg	0110011
sub (sub)	R	0100000	reg	reg	000	reg	0110011

Example 1: atomic swap (to test/set lock variable)
 $lr.d\ x10, (x20)$
 $sc.d\ x11, (x20), x23$ // X11 = status
 $bne\ x11, x0, again$ // branch if store fail
 $addi\ x23, x10, 0$ // X23 = loaded value
 again:

Example 2: lock
 $addi\ x12, x0, 1$ // copy locked value
 $lr.d\ x10, (x20)$ // read lock
 $bne\ x10, x0, again$ // check if it is 0
 $sc.d\ x11, (x20), x12$ // attempt to store
 $bne\ x11, x0, again$ // branch if fails
 $sd\ x0, 0(x20)$ // free lock

