

Logic

الجامعة الإسلامية

Esraa Ahmad AL-Ajou

Computer Engineering

5]

Binary Variables دواعی دل مع *




Binary variables دواعی دل مع
logical operators لogical operators

AND
OR
NOT → logical operators

D AND
D OR
D Not
دواعی دل مع عن دواعی دل مفهوم
operator ل Gotos logic

6

T
F → Binary Variable *



7]

logical operation

And	OR	Not
مسودة مكتوب	(+)	(~)
		(')
		(-)


8] $Z = x + y = x \vee y$ (OR)

$$Z=1 \quad \text{if} \quad \begin{cases} x=1 \\ y=1 \end{cases}$$

$$Z = * \cdot y = x \wedge y \quad (\text{and})$$

$$Z=1 \quad \text{only if} \quad \rightarrow x=1 \text{ and } y=1$$


12]



And

لـ زیر مکانیزم
لـ مکانیزم

12]




OR

لـ زیر مکانیزم
لـ مکانیزم



Gate Delay

- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously
- The delay between an input change(s) and the resulting output change is the *gate delay* denoted by t_G :



Logic Gates: Inputs and Outputs

- NOT (inverter)
 - Always one input and one output
- AND and OR gates
 - Always one output
 - Two or more inputs




Boolean Algebra

- An algebra dealing with binary variables and logic operations
 - Variables are designated by letters of the alphabet
 - Basic logic operations: AND, OR, and NOT
- A Boolean expression is an algebraic expression formed by using **binary variables, constants 0 and 1, the logic operation symbols, and parentheses**
 - E.g.: X, 1, A + B + C, (A + B)(C + D) → Boolean expression
- A Boolean function consists of a binary variable identifying the function followed by equals sign and a Boolean expression
 - E.g. F = A + B + C, L(D, X, A) = DX + Ā → Boolean function

Logic Diagrams and Expressions

جداول
Not
And
OR

1. Equation: $F = X + \overline{Y}Z$



2. Logic Diagram:

3. Truth Table:

X	Y	Z	Output
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

$$\begin{matrix} 0 & 0 \\ 0 & 1 \\ 1 & 0 \\ 1 & 1 \end{matrix} \quad X + \overline{Y}Z$$

OR \rightarrow داد و ماد
and \rightarrow داد کان

$$\bar{Y} \quad X \\ 0 \quad 1 \rightarrow 1$$


الباقي راح يطلع معين

$$X + 0 \\ \downarrow \text{داد کان} \\ 1 + 0 \\ 1$$

Example

- Draw the logic diagram and the truth table of the following Boolean function: $F(W, X, Y) = XY + W\bar{Y}$

- Logic Diagram:



- Truth Table:

w	x	y	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

1 deviation $w\bar{y}$
 $\downarrow \leftarrow 1, 0$

$1 \leftarrow xy$
 11

or $w\bar{y} \oplus xy$ \rightarrow
مخرج (1) مخرج (1) مدخل $w\bar{y}$ \oplus

$w\bar{y} \oplus xy$ \rightarrow
مخرج (1) مدخل $w\bar{y}$ \oplus
مخرج (1) مدخل $w\bar{y}$ \oplus


- This example represents a *Single Output Function*

- Draw the logic diagram and the truth table of the following Boolean functions: $F(W, X) = \bar{W}\bar{X} + W$, $G(W, X) = W + \bar{X}$


- Logic Diagram:

- Truth Table:

W	X	F	G
0	0	1	1
0	1	0	0
1	0	1	1
1	1	1	1



- Given the following logic diagram, write the corresponding Boolean equation:



- Logic circuits of this type are called combinational logic circuits since the variables are combined by logical operations

الاتصال في الموجي
في مسأله
بساطة
تبسيط و التعميم

Basic Identities of Boolean Algebra


1. $X + 0 = X$	2. $X \cdot 1 = X$	Existence of 0 and 1
3. $X + 1 = 1$	4. $X \cdot 0 = 0$	
5. $X + X = X$	6. $X \cdot X = X$	Idempotence
7. $X + \bar{X} = 1$	8. $X \cdot \bar{X} = 0$	Existence of complement
9. $\bar{\bar{X}} = X$		Involution
10. $X + Y \equiv Y + X$ ترتب مترافق	11. $XY \equiv YX$ ترتيب مترافق	Commutative Laws
12. $(X + Y) + Z = X + (Y + Z)$	13. $(XY)Z = X(YZ)$	Associative Laws
14. $X(Y + Z) = XY + XZ$ توزيع	15. $\bar{X} + (YZ) = (X + Y)(X + Z)$ توزيع	Distributive Laws
16. $\bar{X} + Y \equiv \bar{X} \cdot \bar{Y}$ DeMorgan's laws	17. $\bar{X} \cdot \bar{Y} \equiv \bar{X} + \bar{Y}$	DeMorgan's Laws

$$\begin{array}{l}
 \begin{array}{ll}
 x+0=x & x \cdot 0=0 \\
 x+1=1 & x \cdot 1=x \\
 0+1=1 & 1 \cdot 1=1
 \end{array}
 \quad
 \begin{array}{l}
 x \cdot y \cdot z \equiv z \cdot y \cdot x \\
 x(y+z) \equiv xy + xz
 \end{array}
 \quad
 \begin{array}{l}
 (15) (x+y)(x+z) \\
 x \cdot x + (x \cdot z + y \cdot x) + y \cdot z = x + yz \\
 (x + x(z+y)) + (y \cdot z) \\
 x(1+z+y) + y \cdot z \\
 x(1+y) + y \cdot z = x + yz
 \end{array}
 \end{array}$$

Some Properties of Identities & the Algebra

- If the meaning is unambiguous, we leave out the symbol “.”
 - The identities above are organized into pairs
 - The **dual** of an algebraic expression is obtained by interchanging (+) and (·) and interchanging 0's and 1's
 - The identities appear in **dual** pairs. When there is only one identity on a line the identity is **self-dual**, i. e., the dual expression = the original expression.

original expression.
demorg \rightarrow dual مُعْدِل X
النحو احتمالات \rightarrow ص \rightarrow X



Some Properties of Identities & the Algebra (Continued)

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself
- Examples:
 - $F = (A + \bar{C}) \cdot B + 0$
 - Dual $F = ((A \cdot \bar{C}) + B) \cdot 1$
 - $G = XY + (\bar{W} + Z)$
 - Dual $G = (X + Y) \cdot (\bar{W} \cdot \bar{Z}) = (X + Y) \cdot (\bar{W} + \bar{Z})$
 - $H = AB + AC + BC$
 - Dual $H = (A + B) \cdot (A + C) \cdot (B + C)$
- Are any of these functions self-dual?
 - Yes, H is self-dual

Some Properties of Identities & the Algebra (Continued)

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself
- Examples:

- $F = (A + \bar{C}) \cdot B + 0$

- Dual $F = (A \cdot \bar{C}) + B \cdot 1 = A \cdot \bar{C} + B$ (Not Accurate) \rightarrow *أخطاء في المزدوج*

- Dual $F = ((A \cdot \bar{C}) + B) \cdot 1 = A \cdot \bar{C} + B$ (Accurate)

- $G = XY + (\overline{W + Z})$

- Dual $G = (X + Y) \cdot \overline{WZ} = (X + Y) \cdot (\bar{W} + \bar{Z})$

- $H = AB + AC + BC$

- Dual $H = (A + B)(A + C)(B + C) = (A + BC)(B + C)$
 $=AB + AC + BC$

- Are any of these functions self-dual?

Chapter 2 - Part 1


Boolean Operator Precedence

- The order of evaluation in a Boolean expression is:
 1. Parentheses
 2. NOT
 3. AND
 4. OR
- Consequence: Parentheses appear around OR expressions

■ Examples:

- $F = A(B + C)(C + \bar{D})$
- $F = \bar{A}B = \bar{A}B$
- $F = \bar{A}B + C$
- $F = A(B + C)$

Asst, Not



Useful Boolean Theorems

$$\textcircled{6} \quad x \cdot (\bar{x} + y) \quad (\cancel{x} \cdot \cancel{\bar{x}}) + (\cancel{x} \cdot y) \quad \cancel{x} + x \cdot y = x \cdot y$$

$$A \cdot \bar{A} \cdot BC = \cancel{A \cdot BC}$$

Theorem	Dual	Name
① $x \cdot y + \bar{x} \cdot y = y$	② $(x + y)(\bar{x} + y) = y$	Minimization
③ $x + x \cdot y = x$	④ $x \cdot (x + y) = x$	Absorption
⑤ $x + \bar{x} \cdot y = x + y$	⑥ $x \cdot (\bar{x} + y) = x \cdot y$	Simplification
$x \cdot y + \bar{x} \cdot z + y \cdot z = x \cdot y + \bar{x} \cdot z$		Consensus
$(x + y)(\bar{x} + z)(y + z) = (x + y)(\bar{x} + z)$		

$$\textcircled{4} \quad x \cdot (\bar{x} + y) \quad (\cancel{x} \cdot \cancel{x}) + (\cancel{x} \cdot y) \quad \cancel{x} + (\cancel{x} \cdot y) \quad \cancel{x} + y$$

$$\textcircled{5} \quad x + \bar{x} \cdot y = x + y \quad (x + \cancel{\bar{x}}) (x + y) \quad | \quad (x + y) \\ (x + y) = (x + y)$$

$$x + yz = (x + y) (x + z) \quad a + bc = (a + b) (a + c)$$

Variable + Variable ($\cancel{x} + x$)
= Variable ($\cancel{x} + x$)

Chapter 2 - Part 1

Example 1: Boolean Algebraic Proof

③ $A + A \cdot B = A$ (Absorption Theorem)

$A(1 + B)$		
$= A \cdot 1$	$= A \cdot (1 + A \cdot B)$	$X = X \cdot 1$
$= A$	$= A \cdot (1 + A \cdot B)$	$= A \cdot 1$
		$1 + A \cdot B = 1$
		$1 + X = 1$

- Our primary reason for doing proofs is to learn:
 - Careful and efficient use of the identities and theorems of Boolean algebra
 - How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

Example 2: Boolean Algebraic Proofs

15 min. value

* $AB + \bar{A}C + BC = AB + \bar{A}C$ (Consensus Theorem)

Proof Steps	Justification
$AB + \bar{A}C + BC$	(identity law, factored)
$= AB + \bar{A}C + (1)BC$	$1 \cdot X = X$
$= AB + \bar{A}C + (A + \bar{A}) \cdot BC$	$X + \bar{X} = 1$
$= AB + \bar{A}C + ABC + \bar{A}BC$	Distributive Law
$= AB + ABC + \bar{A}C + \bar{A}BC$	Commutative Law
$= AB \cdot 1 + AB \cdot C + \bar{A}C \cdot 1 + \bar{A}C \cdot B$	$X \cdot 1 = X$ and Commutative Law
$= AB(1 + C) + \bar{A}C(1 + B)$	Distributive Law
$= AB \cdot 1 + \bar{A}C \cdot 1$	$1 + X = 1$
$= AB + \bar{A}C$	$X \cdot 1 = X$

Proof of Simplification



$A + \bar{A} \cdot B = A + B$ (Simplification Theorem)

$$A + \bar{A} \cdot B$$

$$= (A + \bar{A})(A + B)$$

$$= (A + B)$$

Distributive law

$$X + \bar{X} = 1$$



$A \cdot (\bar{A} + B) = AB$ (Simplification Theorem)

$$A \cdot (\bar{A} + B)$$

$$= (A \cdot \bar{A}) + (A \cdot B)$$

$$= 0 + AB$$

$$= AB$$

Distributive Law

$$X \cdot \bar{X} = 0$$

$$X + 0 = X$$

Proof of Minimization

1

$$A \cdot B + \bar{A} \cdot B = B$$

(Minimization Theorem)

عامل مترن

$$\begin{aligned} A \cdot B + \bar{A} \cdot B &= (B)(A + \bar{A}) \\ &= B \cdot 1 \\ &= \underline{B} \end{aligned}$$

Distributive Law

$$X + \bar{X} = 1$$

$$X \cdot 1 = X$$

2

$$(A + B)(\bar{A} + B) = B$$

(Minimization Theorem)

عامل مترن

$$\begin{aligned} (A + B)(\bar{A} + B) &= B + (A \cdot \bar{A}) \\ &= B + 0 \\ &= B \end{aligned}$$

Distributive Law

$$X \cdot \bar{X} = 0$$

$$X + 0 = X$$

Chapter 2

Proof of DeMorgan's Laws (1)

■ $X + Y = \bar{X} \cdot \bar{Y}$ (DeMorgan's Law)

- We will show that, $\bar{X} \cdot \bar{Y}$, satisfies the definition of the complement of $(X + Y)$, defined as $\overline{X + Y}$ by DeMorgan's Law.
- To show this, we need to show that $A + A' = 1$ and $A \cdot A' = 0$ with $A = X + Y$ and $A' = \bar{X} \cdot \bar{Y}$. This proves that $X' \cdot Y' = \overline{X + Y}$.

■ Part 1: Show $(X + Y) + \bar{X}' \cdot \bar{Y}' = 1$

$$\begin{array}{c} (\bar{X} + \bar{Y}) + (X + Y) \\ \cancel{\bar{X} \cdot \bar{Y}} \quad \cancel{(X \cdot Y)} \\ (1 + 0) = 1 \end{array}$$

Chapter 2 - Part 1

Proof of DeMorgan's Laws (2)

- Part 2: Show $(X + Y) \cdot X' \cdot Y' = 0$

$$\begin{array}{c} (\overline{X} \cdot \overline{Y}) + (Y \cdot \overline{Y} \cdot \overline{X}) = 0 \\ (0 \cdot \overline{Y}) + (0 \cdot \overline{X}) = \\ 0 + 0 = 0 \end{array}$$

- Based on the above two parts, $X' \cdot Y' = \overline{X + Y}$
- The second DeMorgans' law is proved by duality
- Note that DeMorgan's law, given as an identity is not an axiom in the sense that it can be proved using the other identities.

Example 3: Boolean Algebraic Proofs

$$\blacksquare \quad (\overline{X + Y})Z + X\bar{Y} = \bar{Y}(X + Z)$$

$$\begin{aligned} & ((\overline{X} \cdot \bar{Y})Z + X\bar{Y}) \\ & \text{مُنطبق على } (\bar{Y})(\overline{X}Z + X) \quad \text{مُنطبق على } (\bar{Y}) \\ & \underline{\bar{Y}(Z + X)} = \bar{Y}(X + Z) \quad \text{مُنطبق على } (\bar{Y}) \end{aligned}$$

Example 3: Boolean Algebraic Proofs

■ $\underline{\overline{(X+Y)}Z + X\bar{Y}} = \bar{Y}(X+Z)$

$$\begin{aligned} & \overline{(X+Y)}Z + X\bar{Y} \\ &= \underline{X'}\underline{Y'}Z + X(\underline{Y'}) \\ &\stackrel{DeMorgan's\ law}{=} Y'(X'Z + X) \\ &= Y'(X + X'Z) \\ &= \boxed{Y'(X + Z)} \end{aligned}$$

DeMorgan's law

Commutative law

Boolean Function Evaluation

- $F_1 = xy\bar{z}$
- $F_2 = x + \bar{y}z$
- $F_3 = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}\bar{z}$
- $F_4 = x\bar{y} + \bar{x}z$

نحوه اول ممكنا
zero ممكنا

$$\begin{matrix} x & y & z \\ 0 & 0 & 0 \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 0 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \\ 1 & 1 & 1 \end{matrix} \rightarrow$$

x	y	z	F_1	F_2	F_3	F_4
0	0	0	0	0	1	0
0	0	1	0	1	0	1
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	1	1	1
1	0	1	0	1	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0

Expression Simplification

- An application of Boolean algebra
- Simplify to contain the smallest number of literals (complemented and uncomplemented variables)
- Example: Simplify the following Boolean expression
 - $AB + A'CD + A'BD + A'CD' + ABCD$ $\xrightarrow{14 \text{ literals}} \xrightarrow{5 \text{ literals}}$

$$\begin{aligned} & AB + A'CD + A'BD + A'CD' + ABCD \\ & = \cancel{AB} + \cancel{ABCD} + A'CD + A'CD' + A'BD \\ & = AB(1 + CD) + \cancel{A'C(D + D')} + A'BD \\ & = AB \cdot 1 + A'C \cdot 1 + A'BD \\ & = \cancel{AB} + A'C + A'BD \\ & = AB + A'BD + A'C \\ & = \cancel{B(A + A'D)} + A'C \\ & = B(\underline{A + D}) + \underline{A'C} \rightarrow 5 \text{ Literals} \end{aligned}$$

Commutative law

$1 + X = 1$ and $X + X' = 1$

$X \cdot 1 = X$

Commutative law

Distributive law

Simplification Theorem

Complementing Functions


- Use DeMorgan's Theorem to complement a function:

1. Interchange AND and OR operators
2. Complement each constant value and literal

- Example: Complement $F = (x'y'z') + (xy'z')$

$$F' = (x + y' + z)(x' + y + z)$$

- Example: Complement $G = (a' + (b\bar{c}))d' + e$ $\left((a \cdot (\bar{b} + \bar{c})) + d \right) \cdot e$


$$G' = (a(b' + c') + d) \cdot e'$$

Example

■ Simplify the following:


• $F = X'YZ + \underline{X'YZ'} + XZ$ ↗

$$\begin{aligned} & X'y(z + z') + xz \\ & X'y' + xz \\ & X(y' + z) \quad \downarrow \quad 3 \end{aligned}$$


Example

■ Simplify the following:

- $F = X'YZ + X'YZ' + XZ$



$$\begin{aligned}xy(z+z') &\rightarrow yz \\xy + xz\end{aligned}$$



Example

→ show that
Truth table Boolean Algebra

- Show that $F = x'y' + xy' + x'y + xy = 1$

- Solution 1: Truth Table

x	y	F
0	0	1
0	1	1
1	0	1
1	1	1

$$\begin{aligned} & y'(x-x) + y(x-x) \\ & y' + y \\ & \Downarrow \\ & \equiv \end{aligned}$$

- Solution 2: Boolean Algebra

$$\begin{aligned} & x'y' + xy' + x'y + xy \\ & = y'(x' + x) + y(x' + x) \\ & = y'.1 + y.1 \\ & = y' + y \\ & = 1 \end{aligned}$$

$$\begin{aligned} & \text{Distributive law} \\ & X + X' = 1 \\ & X.1 = X \\ & X + X' = 1 \end{aligned}$$

Examples

- Show that $ABC + A'C' + AC' = AB + C'$ using Boolean algebra.

$ABC + A'C' + AC'$	
$= ABC + C'(A' + A)$	<i>Distributive law</i>
$= ABC + C'.1$	$X + X' = 1$
$= ABC + C'$	$X.1 = X$
$= (AB + C')(C + C')$	
$= (AB + C').1$	$X + X' = 1$
$= AB + C'$	$X.1 = X$

$$\begin{aligned} & ABC + C'(A' + A) \\ & \overbrace{ABC} + C' \\ & (AB + C') (A' + C') \\ & (AB + C') \\ & AB + C' \end{aligned}$$

- Find the dual and the complement of $f = wx + y'z.0 + w'z$

- $\text{Dual}(f) = (w+x)(y'+z+1)(w'+z)$
- $f' = (w'+x')(y+z'+1)(w+z')$

Overview – Canonical Form

- What are Canonical Forms?

- Minterms and Maxterms

- Index Representation of Minterms and Maxterms

- Sum-of-Minterm (SOM) Representations


- Product-of-Maxterm (POM) Representations

- Representation of Complements of Functions

- Conversions between Representations

Chapter 2 - Part 1

Boolean Representation Forms



Canonical Forms

- It is useful to specify Boolean functions in a form that:
 - Allows comparison for equality
 - Has a correspondence to the truth tables
 - Facilitates simplification
- Canonical Forms in common usage:
 - Sum of Minterms (SOM)
 - Product of Maxterms (POM)

x	y	$x \cdot y$	$x + y$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

Handwritten annotations:

- Top right: ترتيب كل المinterms (Order of all minterms)
- Bottom right: ترتيب كل المinterms (Order of all minterms) with circled ①
- Middle right: $x + y$ with circled ②
- Bottom right: $\bar{x} + \bar{y} \rightarrow 0$ with circled ③
- Bottom left: $x \cdot \bar{y} \rightarrow 1$ with circled ④
- Middle left: $x \cdot y \rightarrow 1$ with circled ⑤
- Bottom left: $x \cdot y \rightarrow 1$ with circled ⑥
- Bottom center: $\bar{x} \cdot \bar{y} \rightarrow 0$

Minterms

مُصْنَعات مُعَدّلة لِلْأَفْعَمِ الْمُجَوَّبِيَّةِ (١)
 Terms Values
 $x, y, z // x, y$ مُعَدّل (٢)
 and (٣) مُعَدّل أَكْبَرْ (٤)
 مُعَدّل أَكْبَرْ (٥)

- Minterms are AND terms with **every variable** present in either true or complemented form

- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., \bar{x}), there are 2^n minterms for n variables

- Example: Two variables (X and Y) produce $2^2 = 4$ $2^3 = 8$ combinations:

XY (both normal)

$X\bar{Y}$ (X normal, Y complemented)

$\bar{X}Y$ (X complemented, Y normal)

$\bar{X}\bar{Y}$ (both complemented)

x	y			
0	0	$\bar{X}\bar{Y} m_0$		مُعَدّل أَكْبَرْ (١)
0	1	$\bar{X}Y m_1$		مُعَدّل الْمُجَوَّبِيَّ (٢)
1	0	$X\bar{Y} m_2$		مُعَدّل الْمُجَوَّبِيَّ (٣)
1	1	$XY m_3$		مُعَدّل أَكْبَرْ (٤)

- Thus there are Your minterms of two variables 2^2

$$8 \text{ min} \rightarrow 2^3$$

Maxterms

- Maxterms are OR terms with *every variable* in true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., \bar{x}), there are 2^n maxterms for n variables
- Example: Two variables (X and Y) produce $2^2 = 4$ combinations:

$X + Y$ (both normal)

$X + \bar{Y}$ (X normal, Y complemented)

$\bar{X} + Y$ (X complemented, Y normal)

$\bar{X} + \bar{Y}$ (both complemented)

Chapter 2 - Part 1

56

→ كل عبارات موجدة في المجموعات هي عبارات موجدة

x, y, z و x, y موجد

(+) أو موجد

Zero موجد

x	y	
0	0	$M_0 x y$
0	1	$M_1 x \bar{y}$
1	0	$M_2 \bar{x} y$
1	1	$M_3 \bar{x} \bar{y}$

موجد

موجد

موجد

موجد

Maxterms and Minterms

- Examples: Three variable (X, Y, Z) minterms and maxterms

مختصر

Index	X, Y, Z	Minterm (m)	Maxterm (M)
0	000	$m_0 \bar{X}\bar{Y}\bar{Z}$	$M_0 X + Y + Z$
1	001	$m_1 \bar{X}\bar{Y}Z$	$M_1 X + Y + \bar{Z}$
2	010	$m_2 \bar{X}Y\bar{Z}$	$M_2 X + \bar{Y} + Z$
3	011	$m_3 \bar{X}YZ$	$M_3 X + \bar{Y} + \bar{Z}$
4	100	$m_4 X\bar{Y}\bar{Z}$	$M_4 \bar{X} + Y + Z$
5	101	$m_5 X\bar{Y}Z$	$M_5 \bar{X} + Y + \bar{Z}$
6	110	$m_6 XY\bar{Z}$	$M_6 \bar{X} + \bar{Y} + Z$
7	111	$m_7 XYZ$	$M_7 \bar{X} + \bar{Y} + \bar{Z}$

مختصر

$m_7 = 111$
 $x y z$

$M_7 = 111$
 $\bar{x} \bar{y} \bar{z}$

مختصر

- The *index* above is important for describing which variables in the terms are true and which are complemented

Standard Order




- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the *same order (usually alphabetically)*
- Example: For variables a, b, c:**
 - Maxterms: $(a + b + \bar{c})$, $(a + b + c)$
 - Terms: $(b + a + c)$, $a\bar{c}b$, and $(c + b + a)$ are **NOT** in standard order.
 - Minterms: $a\bar{b}c$, $a\bar{b}c$, $\bar{a}\bar{b}c$
 - Terms: $(a + c)$, $\bar{b}c$, and $(\bar{a} + b)$ do **not** contain all variables

مقدمة
F_{a,b,c}
ف_{a,b,c}

ادل ستر ذكرنا في تعريف [كتوى عالم جميع]
ما فيه
طبع الفتن


Purpose of the Index

- The **index** for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true form or complemented form
- For Minterms: $\rightarrow \begin{pmatrix} 0 \\ 1 \end{pmatrix}$
 - “0” means the variable is “Complemented”
 - “1” means the variable is “Not Complemented”
- For Maxterms: $\rightarrow \begin{pmatrix} 0 \end{pmatrix}$
 - “0” means the variable is “Not Complemented”
 - “1” means the variable is “Complemented”



Index Example: Three Variables

Index (Decimal)	Index (Binary) <u>n = 3 Variables</u>	Minterm (m)	Maxterm (M)
0	000	$m_0 = \bar{X}\bar{Y}\bar{Z}$	$M_0 = X + Y + Z$
1	001	$m_1 = \bar{X}\bar{Y}Z$	$M_1 = \bar{X} + Y + \bar{Z}$
2	010	$m_2 = \bar{X}YZ$	$M_2 = \bar{X} + \bar{Y} + Z$
3	011	$m_3 = \bar{X}Y\bar{Z}$	$M_3 = X + \bar{Y} + \bar{Z}$
4	100	$m_4 = X\bar{Y}\bar{Z}$	$M_4 = \bar{X} + Y + Z$
5	101	$m_5 = X\bar{Y}Z$	$M_5 = \bar{X} + Y + \bar{Z}$
6	110	$m_6 = XY\bar{Z}$	$M_6 = \bar{X} + \bar{Y} + Z$
7	111	$m_7 = XYZ$	$M_7 = \bar{X} + \bar{Y} + \bar{Z}$



Index Example: Four Variables

i (Decimal)	i (Binary) n = 4 Variables	m_i	M_i
0	0000	$\bar{a}\bar{b}\bar{c}\bar{d}$	$a + b + c + d$
1	0001	$\bar{a}\bar{b}\bar{c}d$	$a + b + c + \bar{d}$
3	0011	$\bar{a}\bar{b}cd$	$a + b + \bar{c} + \bar{d}$
5	0101	$\bar{a}b\bar{c}d$	$a + \bar{b} + c + \bar{d}$
7	0111	$\bar{a}bcd$	$a + \bar{b} + \bar{c} + \bar{d}$
10	1010	$a\bar{b}c\bar{d}$	$\bar{a} + b + \bar{c} + d$
13	1101	$ab\bar{c}d$	$\bar{a} + \bar{b} + c + \bar{d}$
15	1111	$abcd$	$\bar{a} + \bar{b} + \bar{c} + \bar{d}$

دیگر ممکن نیست $a + b + \bar{c} + \bar{d}$ $\leq M_0$ ؟

0 0 1 1 M_3

Minterm and Maxterm Relationship

- Review: **DeMorgan's Theorem**
 - $\overline{x \cdot y} = \bar{x} + \bar{y}$ and $\overline{x + y} = \bar{x} \cdot \bar{y}$
- Two-variable example:
 - $M_2 = \bar{x} + y$ and $m_2 = x \cdot \bar{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{\bar{x} + y} = \bar{\bar{x}} \cdot \bar{y} = x \cdot \bar{y}$
 - Using DeMorgan's Theorem $\rightarrow \overline{x \cdot \bar{y}} = \bar{x} + \bar{\bar{y}} = \bar{x} \cdot y$
 - Thus, M_2 is the complement of m_2 and vice-versa
- Since DeMorgan's Theorem holds for n variables, the above holds for terms of n variables:
 - $M_i = \overline{m_i}$ and $m_i = \overline{M_i}$
- Thus, M_i is the complement of m_i and vice-versa

DeMorgan's
 $\overline{x + y} M_2$
↓
 $x \cdot \bar{y} m_2$

$m_i \ominus M_i$

Observations

- In the function tables:
 - Each **minterm** has one and only one 1 present in the 2^n terms (a minimum of 1s). All other entries are 0.
 - Each **maxterm** has one and only one 0 present in the 2^n terms. All other entries are 1 (a maximum of 1s).
- We can implement any function by
 - "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function. $\text{Min} \rightarrow \text{Fun. المinterms}$ $m + m + m$
 - "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function. $\text{Max} \rightarrow \text{Fun. المaxterms}$
- This gives us two canonical forms for stating any Boolean function:
 - Sum of Minterms (SOM) ← $\text{min} \cup$ or
 - Product of Maxterms (POM) ← Max \cup and

Minterm Function Example

■ Example: Find $F_1 = m_1 + m_4 + m_7$

■ $F_1 = x'y'z + xy'z' + xyz$

xyz	Index	$m_1 + m_4 + m_7 = F_1$
000	0	$0 + 0 + 0 = 0$
001	1	$1 + 0 + 0 = 1$
010	2	$0 + 0 + 0 = 0$
011	3	$0 + 0 + 0 = 0$
100	4	$0 + 1 + 0 = 1$
101	5	$0 + 0 + 0 = 0$
110	6	$0 + 0 + 0 = 0$
111	7	$0 + 0 + 1 = 1$

$$\begin{array}{ll} m_1 & (\bar{x}\bar{y}z) \\ 001 & \text{---} \\ m_4 & (\bar{x}\bar{y}\bar{z}) \\ 100 & \text{---} \\ m_7 & (\bar{x}yz) \\ 111 & \text{---} \\ & \Downarrow \\ & \text{or } \bar{x}\bar{y}z + \bar{x}\bar{y}\bar{z} + \bar{x}yz \end{array}$$

Minterm Function Example

■ $F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$

■ $F(A, B, C, D, E) = A'B'C'DE' + A'BC'D'E$
+ $AB'C'D'E + AB'CDE$

①	m_2 0 0 0 1 0	$\bar{A}\bar{B}\bar{C}D\bar{E}$	OR \sum
②	m_9 0 1 0 0 1	$\bar{A}B\bar{C}\bar{D}E$	
③	m_{17} 1 0 0 0 1	$A\bar{B}\bar{C}\bar{D}E$	
④	m_{23} 1 0 1 1 1	$A\bar{B}CDE$	

Chapter 2 - Part 1

Maxterm Function Example

■ Example: Implement F1 in maxterms:

- $F_1 = M_0 \odot M_2 \odot M_3 \odot M_5 \odot M_6$ and
- $F_1 = (x + y + z) \cdot (x + y' + z) \cdot (x + y' + z') \cdot (x' + y + z') \cdot (x' + y' + z)$

xyz	Index	$M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6 = F_1$
000	0	0. 1. 1. 1. 1 = 0
001	1	1. 1. 1. 1. 1 = 1
010	2	1. 0. 1. 1. 1 = 0
011	3	1. 1. 0. 1. 1 = 0
100	4	1. 1. 1. 1. 1 = 1
101	5	1. 1. 1. 0. 1 = 0
110	6	1. 1. 1. 1. 0 = 0
111	7	1. 1. 1. 1. 1 = 1

Maxterm Function Example

- $F(A, B, C, D) = M_3 \cdot M_8 \cdot M_{11} \cdot M_{14}$
- $F(A, B, C, D)$
 $= (A + B + C' + D') \cdot (A' + B + C + D) \cdot$
 $(A' + B + C' + D') \cdot (A' + B' + C' + D)$

M_3	$A + B + \bar{C} + \bar{D}$
0011	
M_8	$\bar{A} + B + C + D$
000	
M_{11}	$\bar{A} + B + \bar{C} + \bar{D}$
1011	
M_{14}	$\bar{A} + \bar{B} + \bar{C} + D$

J²
 (.)
 and

Logic and Computer Design Fundamentals
© 2011 Slides

Chapter 2 - Part 1

Canonical Sum of Minterms

Any Boolean function can be expressed as a Sum of Minterms (SOM):

- For the function table, the minterms used are the terms corresponding to the 1's
 - For expressions, expand all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term $(v + \bar{v})$
- Example: Implement $f = x + \bar{x}\bar{y}$ as a SOM?
- Expand terms $\rightarrow f = x(y + \bar{y}) + \bar{x}\bar{y} \leftarrow$
 - Distributive law $\rightarrow f = xy + x\bar{y} + \bar{x}\bar{y}$
 - Express as SOM $\rightarrow f = m_3 + m_2 + m_0 = m_0 + m_2 + m_3$
- Function $F(A, B, C) = F(x, y, z)$
مقدمة دروس المدخلات
مقدمة دروس المخرجات
- مقدمة برمجة

Another SOM Example

- Example: $F = \underline{A} + \bar{B}C \rightarrow A(B+\bar{B})(C+\bar{C}) + BC(A+\bar{A})$
- There are three variables: A, B, and C which we take to be the standard order
- Expanding the terms with missing variables:
 - $F = A(\underline{B} + \bar{\underline{B}})(\underline{C} + \bar{\underline{C}}) + (\underline{A} + \bar{\underline{A}})\bar{B}C$
 $(AB + A\bar{B})(C + \bar{C}) +$
- Distributive law:
 - $F = ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + \bar{A}\bar{B}C$
- Collect terms (removing all but one of duplicate terms):
 - $F = ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$
- Express as SOM:
 - $F = m_7 + m_6 + m_5 + m_4 + m_1$
 $= \underline{m}_7 + \underline{m}_6 + \underline{m}_5 + \underline{m}_4 + \underline{m}_1$

Chapter 2 - Part 1

73

$$\text{SOP} | A + A' C |$$

Shorthand SOM Form

- From the previous example, we started with:

Ans • $F = A + \bar{B}C$ ~~Ans~~

- We ended up with:

- $F = m_1 + m_4 + m_5 + m_6 + m_7$

- This can be denoted in the *formal shorthand*:

- $F(A, B, C) = \sum_m(1, 4, 5, 6, 7)$ *Ans*

- Note that we explicitly show the standard variables in order and drop the "m" designators.

Canonical Product of Maxterms

- Any Boolean Function can be expressed as a Product of Maxterms (POM):


- For the function table, the maxterms used are the terms corresponding to the 0's
- For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second distributive law , "ORing" terms missing variable v with $(v \cdot \bar{v})$ and then applying the distributive law again

- Example: Convert $f(x, y, z) = x + \bar{x}\bar{y}$ to POM?

- Distributive law $\rightarrow f = (x + \bar{x}) \cdot (x + \bar{y}) = x + \bar{y}$
- ORing with missing variable (z) $\rightarrow f = x + \bar{y} + z \cdot \bar{z}$
- Distributive law $\rightarrow f = (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z})$
- Express as POS $\rightarrow f = M_2 \cdot M_3$

Chapter 2 - Part 1

Another POM Example



- Convert $f(A, B, C) = \cancel{AC'} + \cancel{BC} + \cancel{A'B'}$ to POM?
- Use $x + yz = (x + y) \cdot (x + z)$, assuming $x = AC' + BC$ and $y = A'$ and $z = B'$
 - $f(A, B, C) = (\cancel{AC'} + \cancel{BC} + \cancel{A'}) \cdot (\cancel{AC'} + \cancel{BC} + \cancel{B'})$
- Use Simplification theorem to get:
 - $f(A, B, C) = (\underline{BC} + \underline{A'} + \underline{C'}) \cdot (\underline{AC'} + \underline{B'} + \underline{C})$
- Use Simplification theorem again to get:
 - $f(A, B, C) = (A' + B + C') \cdot (A + B' + C) = M_5 \cdot M_2$
 - $f(A, B, C) = M_2 \cdot M_5 = \prod_M (2, 5) \rightarrow \text{Shorthand POM form}$

Function Complements



- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Example: Given $F(x,y,z) = \sum_m(1,3,5,7)$, find complement F as SOM and POM?
 - $\bar{F}(x,y,z) = \sum_m(0,2,4,6) \rightarrow$
 - $\bar{F}(x,y,z) = \prod_M(1,3,5,7)$

$$\cancel{\bar{F}} = \Sigma$$



Conversion Between Forms

- To convert between sum-of-minterms and product-of-maxterms form (or vice-versa) we follow these steps:
 - Find the function complement by swapping terms in the list with terms not in the list.
 - Change from products to sums, or vice versa.
- Example: Given F as before: $F(x, y, z) = \sum_m(1, 3, 5, 7)$
 - Form the Complement: \bar{F}
 $\bar{F}(x, y, z) = \sum_m(0, 2, 4, 6)$
 - Then use the other form with the same indices – this forms complement again, giving the other form of the original function:
 $F(x, y, z) = \prod_M(0, 2, 4, 6)$
 $\bar{F}(x, y, z) = \prod(1, 3, 5, 7)$

Standard Forms

SOP	POS
OR +	and -
and .	or +
Varib	Varib



مما يلي كل

- Standard Sum-of-Products (SOP) form: equations are written as an OR of AND terms

- Standard Product-of-Sums (POS) form: equations are written as an AND of OR terms


- **Examples:**

- SOP: $\underline{ABC} + \underline{\bar{A}\bar{B}C} + \underline{B}$
- POS: $(\underline{A} + \underline{B}) \cdot (\underline{A} + \underline{\bar{B}} + \underline{\bar{C}}) \cdot \underline{C}$



- These “mixed” forms are neither SOP nor POS

- $(\underline{AB} + C)(A + \underline{C})$ $(AC + \underline{AB})$
- $A\underline{B}\bar{C} + \underline{AC}(A + B)$



$\xrightarrow{\text{SOP}}$
 $\xrightarrow{\text{POS}}$



$$\begin{aligned} * & (\widehat{AB+C}) \quad (A+C) \\ & (A+C)(\cancel{B+C}) \quad (A+C) \quad \text{not pos} \end{aligned}$$

$$\begin{aligned} * & AB\bar{C} + AC(A+B) \\ & (AB\bar{C}) + (A \cdot A) + (A \cdot B) \quad \text{SOP} \end{aligned}$$

Standard Sum-of-Products (SOP)

- A Simplification Example: $F(A, B, C) = \Sigma_m(1, 4, 5, 6, 7)$
- Writing the minterm expression:
 - $F(A, B, C) = A'B'C + AB'C' + AB'C + ABC' + ABC$
- Simplifying using boolean Algebra:

$$\begin{aligned} & A'B'C + AB'C' + AB'C + \underline{\underline{ABC'}} + \underline{\underline{ABC}} \\ &= A'B'C + \cancel{\underline{\underline{AB'}}}(C' + C) + \cancel{\underline{\underline{AB}}}(C' + C) \\ &= A'B'C + \cancel{\underline{\underline{AB'}}} + \cancel{\underline{\underline{AB}}} \\ &= A'B'C + \cancel{\underline{\underline{A}}}(B' + B) \\ &= A'B'C + \cancel{\underline{\underline{A}}} \\ &= A + B'C \end{aligned}$$

Distributive law

$$X + X' = 1$$


Distributive law

Simplifying step

- Simplified F contains 3 literals compared to 15 in minterm F

AND/OR Two-level Implementation of SOP Expression

- The two implementations for F are shown below – it is quite apparent which is simpler!**



Ch1 [17]

A_{n-1} ... A_2 A_1 A_0 , A_{-1} A_{-2} A_{-3} ... A_{-m}

the most significant digit
 [MSD]

the least significant digit
 [LSD]

(coefficient) موقع (Coefficient) \leftarrow معنی است

--- 2, 1, 0 \leftarrow
 --- -2, -1

) r^i \leftarrow (radix \times Base)

(weight by which coefficient is multiplied)
 مثلاً $\underline{\text{مثلاً}}$

18

General

Decimal

Binary

Number system

Base radix

r

10

2

Digits

$r \rightarrow r+1$

$0 \Rightarrow 1$

$i=0$

r^0

$10^0 = 1$

$2^0 = 1$

1

r^1

$10^1 = 10$

$2^1 = 2$

2

r^2

$10^2 = 100$

$2^2 = 4$

-1

r^{-1}

$10^{-1} = 0.1$

$2^{-1} = 0.5$

-2

r^{-2}

$10^{-2} = 0.01$

$2^{-2} = 0.25$

22)

$$2^0 = 1$$

$$2^3 = 8$$

$$2^1 = 2$$

$$2^4 = 16$$

$$2^2 = 4$$

$$2^5 = 32$$

Useful for Base conversion

لذلك

23)

$$2^{10}$$

$$2^{20}$$

$$2^{30}$$

$$2^{40}$$

كيلو	Kilo	Mega	Giga	Tera
الرمز	K	M	G	T

1024

1,048,576

1,073,7...
...

1,099,511
...

Special powers of 2

24)

Name

Radix(r)

Digits

Binary 2 (0, 1)

Octal 8 (0, 1, 2, 3, 4, 5, 6, 7)

Decimal 10 (0 - 9)

Hexadecimal 16 0-9, A, B, C, D, E, F

A=10 B=11 C=12

D=13 E=14 F=15

plasma

a, b, c, d, e, f

Commonly Occurring
Bases

2*) * Binary System

r	Digits	Notes
2	0, 1	bit ← binary digit (J)

Ex :- (10011, 101)

4 3 2 1 0 -1 -2 -3

$$\begin{array}{r}
 2^4 + 2^3 0 + 2^2 0 + 2^1 1 + 2^0 1, 1 2^{-1} 0 2^{-2} 0 2^{-3} \\
 6 + 0 + 0 + 2 + 1, 0, 5 + 0 + 0.125 \\
 \hline
 19, 625
 \end{array}$$

27) Octal system

r	Digits	Notes
8	0-7	3 bits \leftarrow كل 3 Bits \rightarrow digits More compact than Binary

Ex $(124.4)_8$

2 1 0 -1

$$\begin{array}{r}
 8^2 + 8^1 + 8^0 + 4 \\
 64 + 16 + 4 + 4 \\
 \hline
 128.5
 \end{array}$$

$$128.5$$

التاريخ _____ اليوم _____ موضوع الدرس _____

29] Hexadecimal System

Digits	Notes
16 0-9 ABCDEF 10 11 12 13 14 15	4 bits ← the digits

* Ex] $(B\ 6\ 5\ F)_{16}$ $F = 15$
 $3\ 2\ 2\ 0$ $B = 11$

$$16^3 \times 11 + 16^2 \times 6 + 16^1 \times 5 + 16^0 \times 15$$

$$45056 + 1536 + 80 + 15$$

$$46687$$

35]

شرح الامر الصدري

Decimal

✓ Binary Octal Hexa

يمكنك تحويل المرضم على

Ex] $(46)_{10} \rightarrow (10110)_2$

$46 2$	الباقي	النتائج	LSD
$46 2$	23		0
$23 2$	11		1
$11 2$	5		1
$5 2$	2		1
$2 2$	1		0
$1 2$	0		1
			MSB

يمكنك هنا تحديد الخطوة

الناتج يصل مسفر يوقف

$(10110)_2$

35]

تحويل الجزر إلى الثنائي

Decimal

✓ Bin = 2

Oct = 8

Hex = 16

يكون بحسب المقام بـ

ex]

$$(0.6875)_{10} = (0.1011)_2$$

خاطئة

0.6875 + 2

0.6875 + 2 LSD

0.375 + 2

0.75 + 2

LSD

1.375

0.75

1.5

1.0

1011

طابع صل

صف بوتف

36

$$(153.513)_{10} \rightarrow (231.407)_8$$

$$\begin{array}{r} 153 \\ 153 \\ 19 \cancel{6} \\ 2 \end{array} \mid \begin{array}{r} 8 \\ 8 \\ 8 \\ 8 \end{array}$$

الباقي
~~24~~ 19
2
0

الباقي
5 { 125
3 + 5
2

$$(153)_{10} \rightarrow (231)_8$$

513 + 8

$$\begin{array}{r} .513 + 8 \\ .104 + 8 \\ .832 + 8 \\ .656 + 8 \end{array} \quad \begin{array}{r} 4 \\ 0 \\ 6 \\ 5 \end{array} \quad \begin{array}{r} .104 \\ .832 \\ .656 \\ .248 \end{array}$$

$$(0.513)_{10} = (.406)_8$$

\Downarrow Round

$$(0.513)_{10} = (.407)_8$$

Up to 3 digits

48]

كمية تحول ال逢 ١ إلى الرسم (جزء)
Cooling من

* ميل، أيام لا أسبوع ← سبب ١
٢ أيام

لارم اعرف عدد coding على كل مكان

عدد المخانرات digits

Decimal ————— $10^2 = 100$
٣ خانة (r)

Octal ————— $8^2 = 64$
٣ خانة

Binary ————— $2^2 = 4$
٢ خانة

عدد المخانرات
إلى متى يزيد عنك
المتسلسل

٤٩]

مثال عدد أيام السنة البريولية

ex

$$8^n > 365$$

$$n = 1$$

$$n = 2 \quad 64$$

$$n = 512 \quad \checkmark \quad 512 > 365$$

طريقة عمان ما أصله

$$\text{أصل } \log_r r^n = \log_r m$$

$$n = \log_r m$$

نحو ٦٥ يوماً في السنة

$$n = \lceil \log_r m \rceil$$

مقدمة بحسب

$$\lceil 3.000017 \rceil \quad \lceil 3.9999 \rceil$$

٤

٤

بردي اكمل ل أرقام Coding

[decimal] يكتنف [decimal] في (BCD)

موضوع الدرس

5]

	3	4	2	1	Excess 3	8,4,-2,-1
0	0	0	0	0	0011	0000
1	0	0	0	1	0111	0111
2	0	0	1	0	0110	0110
3	0	0	1	1	0101	0101

Gray

أكبر رقم
(0-9)

مود حاصل لـ ٩
في فرق واحد
 $\{0000\}$.
العنوان في فرق بين
 $\{0001\}$.
أكبر فرق واحد

* انتبه

$$(8)_{10} \rightarrow (0111)_{(2)}$$

صون بجعل
عادي

$$(8)_{10} \rightarrow (\quad \cdot \quad)$$

BCD

نعمل كود ing من عشرة
صونها في 2

Excess (3)

Decimal

بزيه عليه 3

Binary \rightarrow كولو

٦٥



طرف طرف Code

لـ هتفسته على

و صاف معن Code

* PARITY

(عدد زعر) الامر موجود في المبرمج

Parity (عقاربية عنوان)

odd

0 111

even

1111

واحد bit

عنوان

Overview

- **Part 1 – Gate Circuits and Boolean Equations**
 - Binary Logic and Gates
 - Boolean Algebra
 - Standard Forms
- **Part 2 – Circuit Optimization**
 - Two-Level Optimization
 - Map Manipulation
- **Part 3 – Additional Gates and Circuits**
 - Other Gate Types
 - Exclusive-OR Operator and Gates
 - High-Impedance Outputs

Sosa

Circuit Optimization

- Goal: To obtain the simplest implementation for a given function
- Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm
- Optimization requires a cost criterion to measure the simplicity of a circuit
- Distinct cost criteria we will use: cost
 - ① Literal cost (L)
 - ② Gate input cost (G)
 - ③ Gate input cost with NOTs (GN)

Literal Cost (L)

- **Literal:** a variable or its complement

ادل سی
جزم المطعوم
▪ **Literal cost (L):** the number of literal appearances in a Boolean expression corresponding to the logic circuit diagram

- Examples:

- $F = \overline{BD} + \overline{AB'C} + \overline{AC'D'} \rightarrow 8$
 - $L = 8$ (Minimum cost \rightarrow Best solution)
- $F = \overline{BD} + \overline{AB'C} + \overline{AB'D'} + \overline{ABC'}$
 - $L = 11$
- $F = (A + B)(A + D)(B + C + D')(B' + C' + D)$
 - $L = 10$

موجود input $\overline{A} \oplus B$
موجود بعد

Gate Input Cost (G)

- **Gate input cost (G):** the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (G : inverters not counted, GN : inverters counted)
- For SOP and POS equations, it can be found from the equation(s) by finding the sum of:
 - All literal appearances
 - The number of terms excluding single literal terms, (G) and
 - optionally, the number of distinct complemented single literals (GN).

- Examples:

- $F = \overline{BD} + \overline{AB'C} + \overline{AC'D'}$
 - $G = 11, GN = 14$ (Minimum cost \rightarrow Best solution)
- $F = \overline{BD} + \overline{AB'C} + \overline{AB'D'} + \overline{ABC'}$
 - $G = 15, GN = 18 \rightarrow 15 + 3 = 18$
- $F = (A + B)(A + D)(B + C + D')(B' + C' + D)$
 - $G = 14, GN = 17$

$$((AB) + B) \quad (A + D) \quad 3 \quad \overbrace{\quad}^{G=14} + 3 = 8$$

Cost Criteria (continued)

- Example 1:** $\mathbf{F} = \mathbf{A} + \mathbf{B} + \mathbf{C}$ $GN = G + 2 = 9$
 - Example 2:** $\mathbf{F} = \mathbf{A} + \mathbf{B} + \mathbf{C}$ $L = 5$
 - Example 3:** $G = 1 + 2 = 7$

$$\text{Q} = \overline{\text{Q}} + \text{I}_2 - \text{I}_1$$


(1) $L = \frac{1}{5} \mu H \cdot \pi \left(\frac{d_1 d_2}{4} \right)^2 C$

$$\textcircled{1} G = 5 + 2 = 7$$

$$G(N) = 7 + 2 = 9$$

L → عدد الـ ملدين
أي رايدن

G → Form +
Paradigm



- L (literal count) counts the AND inputs and the single literal OR input.

- G (gate input count) adds the remaining OR gate inputs

- GN(gate input count with NOTs) adds the inverter inputs

Cost Criteria (continued)

- Example 2:


$$\blacksquare F = (A, B, C, D) = (ABC + D').C'$$

$$\bullet \; L = 5$$

$$\bullet G = 5 + 2 = 7$$

$$\bullet \text{ } GN = 7 + 2 = 9$$

مدد البار



K-Map Function Representation


- Example: $F(x, y) = x$

+ عکس الدائرة اعطا
ماز�ة ① يميني
قطبي صفر
مستوى الدوام

$F(x, y) = x$	$y = 0$	$y = 1$
$x = 0$	0	0
$x = 1$	1	1

- For function $F(x, y)$, the two adjacent cells containing 1's can be combined using the Minimization Theorem:

١) أكبر دائرة يقدر اعطا
الواحد



$$F(x, y) = x\bar{y} + xy = \underline{\text{sum}}$$

polish algebra $\times (\bar{y} + y)$

Chapter 2 - Part 2

15

K-Map Function Representation

- Example: $G(x, y) = x + y$

مستوى
مستوى
+
بعض
او
بعض

$G(x, y) = x + y$	$y = 0$	$y = 1$
$x = 0$	0	1
$x = 1$	1	1

جزء
يطبع فوق
بعض

- For $G(x, y)$, two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

$$G(x, y) = (x\bar{y} + xy) + (\bar{x}y + xy)$$

$$G(x, y) = x + y$$

K-Map and Truth Tables

- The K-Map is just a different form of the truth table
- Example: Two variable function
 - We choose a,b,c and d from the set {0,1} to implement a particular function, $F(x, y)$

Input Values (x, y)	F(x, y)
0 0	a
0 1	b
1 0	c
1 1	d

Truth Table


كما في المخطط

	\bar{y}	$y = 0$	$y = 1$
\bar{x}	$a \ m_0$	$b \ m_1$	
$x = 1$	$c \ m_2$	$d \ m_3$	

K-Map

$$F = \bar{x}y + \bar{y}\bar{x}$$

x	y	m_{0a}
0	0	m_{1b}
0	1	m_{2c}
1	1	m_{3d}




K \rightarrow $\frac{k}{\text{truth}}$ \leftarrow ①
 معنى ②
 لـ ③

Three Variable Maps

- A three-variable K-map:

		$a = 0$	$yz = 00$	$yz = 01$	$yz = 11$	$yz = 10$
m_0	m_1	$x = 0$	m_0	m_1	m_3	m_2
m_4	m_5	$x = 1$	m_4	m_5	m_7	m_6

- Where each minterm corresponds to the product terms:



		$y = 0$	$y = 1$	$z = 0$	$z = 1$	
$x = 0$	$x = 1$	$yz = 00$	$\bar{x}\bar{y}\bar{z}$	$\bar{x}\bar{y}z$	$\bar{x}yz$	$\bar{x}y\bar{z}$
$x = 0$	$x = 1$	$yz = 01$	$x\bar{y}\bar{z}$	$x\bar{y}z$	xyz	$xy\bar{z}$

- Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map

Alternative Map Labeling

- Map use largely involves:
 - Entering values into the map, and
 - Reading off product terms from the map
- Alternate labelings are useful:

\bar{Y}		Y		
X	0	1	3	2
X	4	5	7	6
\bar{Z}	Z		\bar{Z}	

		YZ	
X	0	00	01
X	1	11	10
\bar{Z}	Z		

ادا اعکسی

Σ_m

مینترم

- By convention, we represent the minterms of F by a "1" in the map and leave the minterms of \bar{F} blank

- Example:

- $F(x, y, z) = \Sigma_m(2, 3, 4, 5)$

این میان
1 بس

این میان

این میان

		Y	
		3	2
X		1	1
0	1		
4	5	7	6
		Z	
1	1		

		b	
		3	2
a		1	1
0	1		
4	5	7	6
		c	
1	1		

- Learn the locations of the 8 indices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries

Steps for using K-Maps to Simplify Boolean Functions

- Enter the function on the K-Map


- Function can be given in truth table, shorthand notation, SOP,...etc

- Example:

- $F(x, y) = \bar{x} + xy$

- $F(x, y) = \Sigma_m(0, 1, 3)$

x	y	$F(x, y)$
0	0	1
0	1	1
1	0	0
1	1	1



- Combining squares for simplification


- Rectangles that include power of 2 squares {1, 2, 4, 8, ...}

- Goal: Fewest rectangles that cover all 1's → as large as possible

- Determine if any rectangle is not needed

- Read-off the SOP terms

Example: Combining Squares



- Example: $F(A, B) = \Sigma_m(0,1,2)$

$$F(A, B) = \bar{A}\bar{B} + \bar{A}B + A\bar{B}$$

- Using Distributive law

- $F(A, B) = \bar{A} + A\bar{B}$

- Using simplification theorem



- $F(A, B) = \cancel{\bar{A}} + \cancel{(\bar{B})}$
 \uparrow_{or}

- Thus, every two adjacent terms that form a 2×1 rectangle correspond to a product term with one variable

متغيرات الهايس
متغير واحد ① ①
٧ - ٥

Three-Variable Maps

- Example shapes of 2-cell rectangles:



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2006 Pearson Education, Inc.

Chapter 2 - Part 2


25

Three-Variable Maps

- Example shapes of 2-cell rectangles:

الاستواف المترافق
سلسلة ترتيب من المترافقان

x y z



- Read-off the product terms for the rectangles shown:

- $Rect(0,1) = \bar{X}\bar{Y}$

$$\begin{array}{c} x \\ \hline \bar{x} \end{array} \quad \begin{array}{c} y \\ \hline \bar{y} \end{array} \quad \begin{array}{c} z \\ \hline \bar{z} \end{array}$$


- $Rect(0,2) = \bar{X}\bar{Z}$

$$\begin{array}{c} x \\ \hline \bar{x} \end{array} \quad \begin{array}{c} y \\ \hline \bar{y} \end{array} \quad \begin{array}{c} z \\ \hline \bar{z} \end{array}$$

- $Rect(3,7) = YZ$

$$\begin{array}{c} x \\ \hline \bar{x} \end{array} \quad \begin{array}{c} y \\ \hline \bar{y} \end{array} \quad \begin{array}{c} z \\ \hline \bar{z} \end{array}$$

- Example shapes of 4-cell Rectangles:




- Read off the product terms for the rectangle shown:

- $Rect(1,3,5,7) = Z$
- $Rect(0,2,4,6) = \bar{Z}$
- $Rect(4,5,6,7) = X$

$\begin{matrix} X & Y & Z \\ \star & \times & \bar{z} \\ \times & \times & \bar{z} \\ X & \times & \times \end{matrix}$


- K-maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the “1s” in the map.
- Example: Simplify $F(x, y, z) = \sum_m(1, 2, 3, 5, 7)$



$$F(x, y, z) = z + \bar{x}y$$


Three-Variable Map Simplification

- Use a K-map to find an optimum SOP equation for $F(X, Y, Z) = \sum_m(0, 1, 2, 4, 6, 7)$



Three-Variable Map Simplification

- Use a K-map to find an optimum SOP equation for $F(X, Y, Z) = \sum_m(0, 1, 2, 4, 6, 7)$




(١) مداریت (٤) دانش مقدمه ای کم مداریت
٢٨.١ مداریت (٦) مداریت (٧)

$$F(X, Y, Z) = \bar{Z} + \bar{X}\bar{Y} + XY$$

Four Variable Maps

- Map and location of minterms

$$F(W, X, Y, Z):$$




Four Variable Terms

- Four variable maps can have rectangles corresponding to:
 - A single 1: 4 variables (i.e., Minterm)
 - Two 1's: 3 variables
 - Four 1's: 2 variables
 - Eight 1's: 1 variable
 - Sixteen 1's: zero variables (function of all ones)

Four-Variable Maps [16]

- Example shapes of 4-cell rectangles:




16 = 2⁴
4x2 = 6 14
12x2 = 10 10

out
01 = 2¹
13 = 2¹
32 = 2¹


02 - 810

- #### ■ Example shapes of 4-cell rectangles:



Four-Variable Maps

- Example shapes of 8-cell rectangles:



~~30~~
11.

0132 89110

0132 89110

$I_{\text{wash}} \leftarrow \emptyset$

Four-Variable Map Simplification

▪ $F(W, X, Y, Z) = \sum_m(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$


نحوه
كل 1 دوافع
أكبر دائرة حولها

$$2 \rightarrow 0 - 8$$

$$4 \rightarrow 4, 5, 7, 6$$


$$2 \rightarrow 2 - 10$$

$$4 \rightarrow 13, 15, 5, 7$$



Four-Variable Map Simplification

- $F(W, X, Y, Z) = \sum_m(3, 4, 5, 7, 9, 13, 14, 15)$



$$F(W, X, Y, Z) = \bar{W}YZ + \bar{W}X\bar{Y} + WXY + W\bar{Y}Z$$


کل ای کل + Essential

Systematic Simplification

- Prime Implicant:** is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2
عاصم مترمین
- A prime implicant is called an Essential Prime Implicant if it is the only prime implicant that covers (includes) one or more minterms
- Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map
کردار مترمین را بررسی کنید
- A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

Four-Variable Map Simplification

- $F(W, X, Y, Z) = \sum_m(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$



$$F(W, X, Y, Z) = XZ + \bar{X}\bar{Z} + \bar{W}X$$


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 2 - Part 2

39

Four-Variable Map Simplification

- $F(W, X, Y, Z) = \sum_m(3, 4, 5, 7, 9, 13, 14, 15)$



$$F(W, X, Y, Z) = \bar{W}YZ + \bar{W}X\bar{Y} + WXY + W\bar{Y}Z$$

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 2 - Part 2

40

Prime Implicant Practice

- Find all prime implicants for:


$$F(A, B, C, D) = \sum_m (0, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$$

- Prime Implicants:

~~1 2 3 4 5 6 7 8 9 10 11 12 13 14 15~~

$\checkmark 3 \bar{B} 1 \rightarrow 3 2 11 10 \bar{B} C$

$\checkmark \text{zero } \bar{A} 1 \rightarrow 1 8 \bar{B} \bar{C} \cdot \bar{B} \bar{D} A$



Another Example

- Find all prime implicants for:

$$G(A, B, C, D) = \sum_m (0, 2, 3, 4, 7, 12, 13, 14, 15)$$

- Hint: There are seven prime implicants!

- Prime Implicants:

0-2 $\bar{A} \bar{B} \bar{C}$

0-4 $\bar{A} \bar{B} \bar{D}$


4-12 $B \bar{C} \bar{D}$

12 13 15 14 $A B$

2-3 $\bar{A} C \bar{B}$


3-7 $\bar{A} C D$

15 $C B D$




Selection Rule Example

- Simplify $F(A, B, C, D)$ given on the K-map



Prime Implicants

Selected Non-essential Prime Implicants Essential List (مختار و مفروض)



Essential and Selected Non-essential Prime Implicants

Selection Rule Example

- Find the optimum POS solution for:

$$F(A, B, C, D) = \sum_m (1, 3, 9, 11, 12, 13, 14, 15)$$

- Solution:

- Find optimized SOP for \bar{F} by combining 0's in K-Map of F
- Complement \bar{F} to obtain optimized POS for F

SOP \bar{F} $\xrightarrow{\text{grouping}} \text{zero zero zero zero } \bar{B}D$

$0, 2, 8, 10 \rightarrow \bar{B}D$

$4, 5, 7, 6 \rightarrow \bar{A} B$

$$\bar{F} = (\bar{A}B) + (\bar{B}\bar{D})$$

		C		
		1	3	2
	4	0	1	0
	12	0	0	0
A	1	1	1	1
	8	0	1	0
		9	11	10
		D		

Chapter 2 - Part 2

51

POS $F \rightarrow$ SOP $\bar{F} \xrightarrow{\text{DeMorgan}} (A+B) \cdot (B+D)$

Product of Sums Example

- Find the optimum POS solution for:

$$F(A, B, C, D) = \sum_m (1, 3, 9, 11, 12, 13, 14, 15)$$

- Solution:

- Find optimized SOP for \bar{F} by combining 0's in K-Map of F
- Complement \bar{F} to obtain optimized POS for F

SOP \bar{F} $\xrightarrow{\text{group}} \text{معلمات مترافق مجموعه مول }$
 zero \cup zero

$0, 2, 8, 10 \rightarrow \bar{B} \bar{D}$

$4, 5, 7, 6 \rightarrow \bar{A} B$

$$\bar{F} = (\bar{A} B) + (\bar{B} \bar{D})$$

Chapter 2 - Part 2


51

Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 The McGraw-Hill Companies, Inc.

POS $F \rightarrow$ SOP $\bar{F} \xrightarrow{\text{DeMorgan}} (A + \bar{B}) \cdot (\bar{B} + D)$

Product of Sums Example

POS



أمثلة $\xrightarrow{\text{pos}} \text{pos } F \rightarrow S-OP-\bar{F} \rightarrow \text{group }_0$

أمثلة $\xrightarrow{\text{pos }} \text{pos } \bar{F} \rightarrow S-OP-F \rightarrow \text{group }_1$

Example

- Find the optimum POS and SOP solution for:

$$F(A, B, C, D) = \prod_M (0, 2, 4, 5, 6, 7)$$


- POS solution (Red): *Always zeros to 0's*
 - Find optimized SOP for \bar{F} by combining 0's in K-Map of F
 - Complement \bar{F} to obtain optimized POS for F

- SOP solution (Blue):

$$\text{SOP } F \rightarrow 1 \cancel{z} \quad \text{ess } + 1 \ 3 \ 9 \ 11 \rightarrow \cancel{\text{BD}}$$

$$\text{ess } + 1 \ 2 \ 13 \ 15 \ 14 \ 8 \ 9 \ 11 \ 10 \rightarrow 1 \ A$$

$$\begin{aligned} \text{SOP } F &\rightarrow \underline{\text{SOP } \bar{F}} \\ &(\bar{B} \bar{D}) + (A) \\ &(B + \bar{P}) \cdot A \end{aligned}$$



53

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Example

- Find the optimum POS and SOP solution for:

$$F(A, B, C, D) = \prod_M (0, 2, 4, 5, 6, 7)$$

- POS solution (Red):


- Find optimized SOP for \bar{F} by combining 0's in K-Map of F
- Complement \bar{F} to obtain optimized POS for F

$$\begin{aligned} \text{SOP } \bar{F}(A, B, C, D) &= \bar{A}B + \bar{A}\bar{D} \\ \text{Demolish SOP } F(A, B, C, D) &= (A + \bar{B})(A + D) \quad \leftarrow \text{zero} \end{aligned}$$

- SOP solution (Blue):

- Combining 1's in K-Map of F

$$F(A, B, C, D) = A + \bar{B}D$$



Chapter 2 - Part 2

54

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Don't Cares in K-Maps

Input مکانیکی +
ڈی میٹر
محاسبہ انجام

- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known:
 - the input values for the minterm will never occur, or
 - The output value for the minterm is not used
- In these cases, the output value is defined as a "don't care"
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- Example: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms cannot be replaced with 1's or 0's because that would require the function to be always 1 or 0 for the associated input combination

Example: BCD "5 or More"

- The map below gives a function $F(w, x, y, z)$ which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:
- If don't cares are treated as 1's (Red):

$$F_1(w, x, y, z) = w + xy + xz$$

$\rightarrow 1$

cost ۱۰۰۰
- $G = 7$
- If don't cares are treated as 0's (Blue):

$$F_2(w, x, y, z) = \bar{w}xz + \bar{w}xy + w\bar{x}\bar{y}$$

$\rightarrow 0$


cost ۱۰۰۰
- $G = 12$
- For this particular function, cost G for the POS solution for $F(w, x, y, z)$ is not changed by using the don't cares
 - Choose the one less inverters (i.e. less GN)

0	1	3	2	
4	5	7	6	
12	13	15	14	
w	x	y	z	

اذا فرضی ۱ ۰ ۰ ۰ ۰
و زادی میں x کا بقلق فی
عادی کالوں

Selection Rule Example with Don't Cares

- Simplify $F(A, B, C, D)$ given on the K-map.



Chapter 2 - Part 2



57

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Product of Sums with Don't Care Example

- Find the optimum POS solution for:

$$F(A, B, C, D) = \sum_m (3, 9, 11, 12, 13, 14, 15) + \sum_d (1, 4, 6)$$



$$\text{sop } (\bar{F}(A, B, C, D)) = \bar{A}\bar{B} + \bar{B}\bar{D} \quad \boxed{\text{Demorgan}}$$

$$\text{sop } (\bar{F}(A, B, C, D)) = (A + \bar{B})(B + D) \quad \boxed{\text{Demorgan}}$$

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 2 - Part 2


58

Buffer

Output \longleftrightarrow Input
نفاذ

رسو الفرق بين مدخلات و مخرجات
لتحفيز المقاومة بـ 50 ميكرو

- A **buffer** is a gate with the function $F = X$:



X	F
0	0
1	1

input output

- In terms of Boolean function, a buffer is the same as a connection!
- So why use it?**


- A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation

- ~~Decoupling and Isolation Between Circuits~~

NAND Gate $\Rightarrow \text{Not} + \text{AND}$


عین ما سیوف (□) کوہ
می لو جیں معناها میں

- The NAND gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0

$$\begin{array}{l} x \cdot y \\ \hline 0 \cdot 0 \rightarrow 0 \rightarrow 1 \\ 0 \cdot 1 \rightarrow 0 \rightarrow 1 \\ 1 \cdot 0 \rightarrow 0 \rightarrow 1 \\ 1 \cdot 1 \rightarrow 1 \rightarrow 0 \end{array}$$



X	Y	Z	$x \cdot y \cdot z$	$x \cdot y \cdot z$
0	1	0	0	1
0	1	1	0	0
1	1	0	0	0

- NAND represents **NOT-AND**, i.e., the AND function with a NOT applied. The symbol shown is an **AND-Invert**. The small circle ("bubble") represents the invert function


$$F = \overline{x \cdot y \cdot z} \rightarrow x + \overline{y} + \overline{z}$$

Buffer

Output \longleftrightarrow Input
out in

مقدار افراط بینهایت دارد
لذیع نمودنی است مقدار

- A **buffer** is a gate with the function $F = X$:



X	F
0	0
1	1

input output

- In terms of Boolean function, a buffer is the same as a connection!
- So why use it?**

- A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation

- Protection and isolation between circuits

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 2 - Part 3 5

NAND Gate

$\Rightarrow \text{Not} + \text{AND}$

مقداره ۱
عنین سا اسنو (۰) که
می‌لوجه می‌نماید

- The NAND gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0


$$x \cdot y \quad \overline{x \cdot y}$$

$$0 \cdot 0 \rightarrow 0 \rightarrow 1$$

$$0 \cdot 1 \rightarrow 0 \rightarrow 1$$

$$1 \cdot 0 \rightarrow 0 \rightarrow 1$$

$$1 \cdot 1 \rightarrow 0 \rightarrow 0$$



X	Y	Z	$x \cdot y \cdot z$	$\overline{x \cdot y \cdot z}$
0	1	0	0	1
1	1	0	1	0
1	0	1	0	1
0	0	1	0	1

- NAND represents NOT-AND, i.e., the AND function with a NOT applied. The symbol shown is an AND-Invert. The small circle ("bubble") represents the invert function

$$F = \overline{x \cdot y \cdot z} \rightarrow x + \overline{y} + \overline{z}$$

مقداره


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 2 - Part 3

6

NAND Gates (continued)


- Applying DeMorgan's Law gives Invert-OR (NAND)




- This NAND symbol is called Invert-OR, since inputs are inverted and then ORed together
- AND-Invert and Invert-OR both represent the NAND gate. Having both makes visualization of circuit function easier

NAND Gates (continued)

- Universal gate:** a gate type that can implement any Boolean function. The NAND gate is a universal gate!




- The NOR gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	0
1	0	0
1	1	0


$\overline{x+y}$
0
1
0
0
1



- NOR represents NOT-OR, i.e., the OR function with a NOT applied. The symbol shown is an OR-Invert. The small circle ("bubble") represents the invert function

NOR Gates (continued)

- Applying DeMorgan's Law gives Invert-AND (NOR)



- This NOR symbol is called Invert-AND, since inputs are inverted and then ANDed together
- OR-Invert and Invert-AND both represent the NOR gate. Having both makes visualization of circuit function easier



NOR Gates (continued)

universal Nor gate
عمران مختار
Invertor And OR


- The NOR gate is a universal gate:

First zero


First NAND JL
1



OR using NOR



Inverter using NOR



AND using NOR

Chapter 2 - Part 3


11

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Hi-Impedance Outputs (Hi-Z)

open
Z
1 logic 0

- Logic gates introduced thus far
 - have 1 and 0 output values,
 - cannot have their outputs connected together, and
 - transmit signals on connections in only one direction
- Three-state logic adds a third logic value, **Hi-Impedance (Hi-Z)**, giving three states: 0, 1, and Hi-Z on the outputs.
- Hi-Z can be also denoted as Z or z**
- The presence of a Hi-Z state makes a gate output as described above behave quite differently:
 - “1 and 0” become “1, 0, and Hi-Z”
 - “cannot” becomes “can,” and
 - “only one” becomes “two”



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 2 - Part 3

12

- This means that, looking back into the circuit, the output appears to be disconnected
- It is as if a switch between the internal circuitry and the output has been opened
- Hi-Z may appear on the output of any gate, but we restrict gates to **3-state buffer**

Tri-State Buffer (3-State Buffer)

- For the symbol and truth table, IN is the **data input**, and EN is the **control input**
- For EN = 0, regardless of the value on IN (denoted by X), the output value is Hi-Z
- For EN = 1, the output value follows the input value



Truth Table




EN	IN	OUT
0	X	Hi-Z
1	0	0
1	1	1

①
②
③

active
buffer جهیز
buffer جهیز
in → out

Tri-State Buffer Variations

- By adding “bubbles” to signals:
 - Data input, IN, can be inverted
 - Control input, EN, can be inverted



EN	IN	OUT
0	X	Hi-Z
1	0	→ 1
1	1	→ 0

مخطط التحويل

EN	IN	OUT
0	0	0
0	1	1
1	X	Hi-Z

مخطط التحويل

EN	IN	OUT
0	0	1
0	1	0
1	X	Hi-Z


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Tri-State Buffer Variations

Resolving 3-State Values on a Connection

- Connection of two tri-state buffer outputs, B_1 and B_0 , to a wire, OL (Output Line) → Multiplexed Output

EN_1	EN_0	IN_1	IN_0	B_1	B_0	OL
0	0	X	X	Hi-Z	Hi-Z	Hi-Z
0	1	X	0	Hi-Z	0	0
1	1	X	1	Hi-Z	1	1
1	0	0	X	0	Hi-Z	0
1	0	1	X	1	Hi-Z	1
1	1	0	0	0	0	0
1	1	1	1	1	1	1
1	1	0	1	0	1	
1	1	1	0	1	0	



$$4 \text{ inputs} \quad 2^4 = 16$$

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 2 - Part 3

17

Resolving 3-State Values on a Connection

- **Resulting Rule: At least one buffer output value must be Hi-Z. Why?**
 - Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit
- **How many valid buffer output combinations exist?**
 - 5 valid output combination
- **What is the rule for “n” tri-state buffers connected to wire, OL?**
 - At least “n-1” buffer outputs must be Hi-Z
 - **How many valid buffer output combinations exist ?**
 - Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z.
Also all buffers can be Hi-Z. So there are $2n + 1$ valid combinations.

1 , 1 zero input

Chapter 2 - Part 3

19

Exclusive OR/ Exclusive NOR

Uses for the XOR and XNORs gate include:

- Adders/subtractors/multipliers
- Counters/incrementers/decrementers
- Parity generators/checkers

Definitions

- The XOR function is: $X \oplus Y = \bar{X}Y + X\bar{Y}$ → ^{2 inputs} \oplus
- The XNOR function is: $X \odot Y = \overline{\bar{X} \oplus Y} = XY + \bar{X}\bar{Y}$

- Strictly speaking, XOR and XNOR gates *do not exist for more than two inputs*. Instead, they are replaced by odd and even functions

Proof: **XNOR** is the complement of **XOR**

$$\bullet \overline{X \oplus Y} = \overline{\bar{X}Y + X\bar{Y}}$$

$$\bullet \overline{X \oplus Y} = \overline{\bar{X}Y} \cdot \overline{X\bar{Y}} \rightarrow - \text{law}$$


$$\bullet \overline{X \oplus Y} = (X + \bar{Y})(\bar{X} + Y)$$

$$\bullet \overline{X \oplus Y} = \cancel{XX} + XY + \cancel{X\bar{Y}} + \cancel{Y\bar{Y}} \rightarrow \text{zero}$$

$$\bullet X \odot Y = \overline{X \oplus Y} = XY + \bar{X}\bar{Y}$$

Symbols For XOR and XNOR



- XOR symbol:



- XNOR symbol:



- Shaped symbols exist only for two inputs*



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 2 - Part 3

29

Truth Tables for XOR/XNOR


m_1, m_2	X	Y	$X \oplus Y$
1	0	0	0
	0	1	1 m_1
zero	1	0	1 m_2
1	1	1	0

m_0, m_3	X	Y	$X \odot Y (X \equiv Y)$
1	0	0	1 m_0
	0	1	0
zero	1	0	0
1	1	1	1 m_3


- The XOR function means: $X OR Y, but NOT BOTH$

- Why is the XNOR function also known as the *equivalence* function, denoted by the operator \equiv ?
 - Because the function equals 1 if and only if $X = Y$

- The simple SOP implementation uses the following structure:



- A NAND only implementation is:



XOR

- The XOR identities:

$X \oplus 0 = X$	$X \oplus 1 = \bar{X}$
$X \oplus X = 0$	$X \oplus \bar{X} = 1$
$X \oplus \bar{Y} = \bar{X} \oplus Y$	$\bar{X} \oplus Y = \bar{X} \oplus Y$
$X \oplus Y = Y \oplus X$	
$(X \oplus Y) \oplus Z = X \oplus (Y \oplus Z) = X \oplus Y \oplus Z$	

دالة

بديهية (Basis) is
inverter

مترافق
غير مترافق

- The XOR function can be extended to 3 or more variables. For more than 2 variables, it is called an odd function or modulo 2 sum (Mod 2 sum), not an XOR:

$$X \oplus Y \oplus Z = \bar{X}\bar{Y}Z + \bar{X}YZ + X\bar{Y}\bar{Z} + XYZ \quad (\text{Odd # of } 1's)$$

odd 1 → 1
1 → zero

1 → 1
1 → 0
0 → 1
0 → 0

XNOR

~~NOTES ON XNOR~~

- The XNOR identities:

$X \odot 0 = \bar{X}$	$X \odot 1 = X$
$X \odot X = 1$	$X \odot \bar{X} = 0$
$X \odot Y = Y \odot X$	
$\cancel{X \odot Y \odot Z} = (X \odot Y) \odot Z \neq X \odot (Y \odot Z) = X \odot Y \odot Z$	

$\cancel{X \odot Y \odot Z}$

~~NOTES ON XNOR~~

- The XNOR function can be extended to 3 or more variables. For more than 2 variables, it is called an even function, not an XNOR:

$$X \odot Y \odot Z = \bar{X}YZ + X\bar{Y}Z + XYZ\bar{Z} + X\bar{Y}\bar{Z} \quad (\text{Even } \# \text{ of } 1's)$$

- The even function is the complement of the odd function*

$$\begin{matrix} \text{even} \\ 1 \end{matrix} \rightarrow 1$$

Odd and Even Functions

- The 1s of an **odd function** correspond to minterms having an index with an odd number of 1s.

1 000(1) *ابعد*
2 0010 *Som*
4 0000
7 0111 *odd*

		y	
x	0	1	2
	4	5	6
	1	1	1
	1	1	1

		c	
	0	1	2
a	1	1	1
	1	1	1
	1	1	1

- The 1s of an **even function** correspond to minterms having an index with an even number of 1s.


0 0000
1 0011
5 0101
6 0110

		y	
x	0	1	2
	4	5	6
	1	1	1
	1	1	1

		c	
	0	1	2
a	1	1	1
	1	1	1
	1	1	1

Example: Odd Function Implementation


- Design a 3-input odd function $F = X \oplus Y \oplus Z$ with 2-input XOR gates
- Factoring, $F = (X \oplus Y) \oplus Z$
- The circuit:



2 input \oplus دالة فردية
مخرج \oplus دالة فردية

Example: Even Function Implementation

- Design 4-input even function $F = \overline{W \oplus X \oplus Y \oplus Z}$ with 2-input XOR and XNOR gates
- Factoring, $F = \overline{(W \oplus X) \oplus (Y \oplus Z)}$
- The circuit:



1 causes odd 1 \rightarrow 1
 0 causes even 1 \rightarrow 0
 (odd sum) XOR P

110110 →
 even parity
 1 \rightarrow even

parity sum XOR P

Chapter 2 - Part 3


37

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

ادا صارى دەنلىرىنىڭ

Parity Generators and Checkers

- In Chapter 1, a parity bit added to n-bit code to produce an $n+1$ bit code:
 - Add odd parity bit to generate code words with even parity
 - Add even parity bit to generate code words with odd parity
 - Use odd parity circuit to check code words with even parity
 - Use even parity circuit to check code words with odd parity
- Example: $n = 3$. Generate **even parity** code words of length four with **odd parity generator (XOR)**:
- Check **even parity** code words of length four with **odd parity checker (XOR)**:
- Operation: $(X, Y, Z) = (0, 0, 1)$ gives $(X, Y, Z, P) = (0, 0, 1, 1)$ and $E = 0$. If Y changes from 0 to 1 between generator and checker, then $E = 1$ indicates an error




Overview

Part 1 – Design Procedure

- Steps
 - Specification
 - Formulation
 - Optimization
 - Technology Mapping
 - Verification
- Technology Mapping - AND, OR, and NOT to NAND or NOR

Combinational Circuits

- A combinational logic circuit has:
 - A set of m Boolean inputs,
 - A set of n Boolean outputs, and
 - n switching functions, each mapping the 2^m input combinations to an output such that the current output depends only on the current input values




Design Exam

- Design Example**

 - **Specification:** Design a combinational circuit that has 3 inputs (X, Y, Z) and **one output F** , such that $F = 1$ when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2)
 - This is called **majority function** (i.e. majority of inputs must be 1 for the function to be 1).

- Formulation:




<i>X</i>	<i>Y</i>	<i>Z</i>	<i>F</i>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Design Example1 Cont.

■ Optimization:


$$③ F(X, Y, Z) = \underline{XY} + \underline{XZ} + \underline{YZ}$$

$(6, 7)$ $(5, 7)$ $(3, 7)$



▪ Technology Mapping:

- Mapping with a library containing inverters, 2-input AND, 2-input OR



- Specification:** Design a combinational circuit that compares 2-bit Binary numbers (A, B) and produce two outputs (O_1, O_0), such that:

$O_1 O_0 = 00$	When $A = B$ (and Both are even)
$O_1 O_0 = 01$	When $A < B$
$O_1 O_0 = 10$	When $A > B$
$O_1 O_0 = 11$	When $A = B$ and Both are odd

$A(A_1 A_0)$	$B(B_1 B_0)$	$O(O_1 O_0)$
00	00	00
00	01	01
00	10	01
00	11	01
01	00	10
01	01	11
01	10	01
01	11	01
10	00	10
10	01	10
10	10	00
10	11	01
11	00	10
11	01	10
11	10	10
11	11	11

Formulation:

$A \rightarrow$ 2 bits
 $B \rightarrow$ 2 bits

$\left[\begin{array}{c} \text{out pub} \\ \text{out pub} \end{array} \right] \rightarrow$ 2 bits
 \downarrow
 O_{even}

$\text{① } A=B$
 $\text{② } \text{odd}$

$11 \rightarrow 3$
 $\text{binary } 3$
 3 count

Chapter 3 - Part 1

Design Example 2 Cont.

Optimization and Technology Mapping: O_0

out pub
 2 bits
 out pub JSU JZU
 keymap

		B_1
	0	1
4	5	7
	12	13
A_1	8	9

	B_1			
O_1	0	1	3	2

Optimization and Technology Mapping:

$$3 \cdot 7 + 15 \cdot 11$$

$$B_1 B_0$$

$$23 \cdot 1 \cdot 1$$

$$\bar{A}_1 B_0$$

$$2 \cdot 3 + 7 \cdot 6$$

$$\bar{A}_1 B_1$$

$$1 \cdot 2 + 1 \cdot 3 + 1 \cdot 5 + 1 \cdot 4$$

$$A_1 A_0$$

$$4 \cdot 5 + 1 \cdot 2 + 1 \cdot 3$$

$$\bar{B}_1 A_0$$

$$1 \cdot 2 + 1 \cdot 3 + 8 \cdot 9$$

$$\bar{A}_1 \bar{B}_1$$


	O_0	B_1	B_0	
	0	1	3	2
	4	5	7	6
A_1	1	1	1	1
A_0	1	1	1	1
B_1	1	1	1	1
B_0	1	1	1	1

	O_1	B_1	B_0	
	0	1	3	2
	4	5	7	6
A_1	1	1	1	1
A_0	1	1	1	1
B_1	1	1	1	1
B_0	1	1	1	1


Design Example 2 Cont.

Optimization and Technology Mapping:

$$O_0 = (B_1 B_0 + \bar{A}_1 B_1) + \underline{\bar{A}_1 B_0}$$



$$O_1 = (A_1 A_0 + A_0 \bar{B}_1) + \underline{A_1 \bar{B}_1}$$



	O_0	B_1	B_0	
	0	1	3	2
	4	5	7	6
A_1	1	1	1	1
A_0	1	1	1	1
B_1	1	1	1	1
B_0	1	1	1	1

	O_1	B_1	B_0	
	0	1	3	2
	4	5	7	6
A_1	1	1	1	1
A_0	1	1	1	1
B_1	1	1	1	1
B_0	1	1	1	1

Design Example3

1. Specification

سُوكِي BCD to Excess-3 code converter
دِيْجِيتَل دِيْكُونِيُّل

Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits

- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- BCD input is labeled A, B, C, D**
- Excess-3 output is labeled W, X, Y, Z**

Design Example3 Cont.

2. Formulation

BCD



الرقم
4 bit



ABCD

Excess3



الرقم
4 bit



wxyz

(1) 0000

الرقم
0

$$2(0) + 3 = 3 \rightarrow 0011$$

Binary

كود

Binary

(2) 0001

الرقم
1

$$1 + 3 = 4$$

Binary

كود

Binary

BCD	Excess-3
ABCD	WXYZ
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX

ما يحصل على

طبعاته

*

Decimal
0-9

الرقم

الرقم

الرقم

الرقم

الرقم

الرقم

الرقم

CL₂, S

Keymab 2

①
5 7 13 15
BD
7 6 15 14
CB
⑧ - 14

2
4/2
 $\bar{C}DB$

13 9 11
 $\bar{B}D$
3 2 11 10

$C\bar{B}$

3
6 12 4
 $\bar{C}\bar{D}$
3 1 15 11
 CD

4
0 4 12 8
2 6 10 10
 \bar{D}

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 3 - Part I 15

~~Jes X (13 15 9 11)
AD)~~ Essential

Design Example 3 Cont.

3. Optimization

$$2^4 = 16$$



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

W

0	1	3	2
4	5	1	6
12	X	X	X
A	8	9	11
	1	1	X
	X	X	X
	1	1	X
	X	X	X

C

X

0	1	3	2
4	5	7	6
12	X	X	X
A	8	9	10
	1	1	X
	X	X	X
	1	1	X
	X	X	X

B

Y

0	1	3	2
4	5	7	6
12	X	X	X
A	8	9	10
	1	1	X
	X	X	X
	1	1	X
	X	X	X

D

Z

0	1	3	2
4	1	5	6
12	X	X	X
A	8	9	11
	1	1	X
	X	X	X
	1	1	X
	X	X	X

B

③

A B C D

②

0	1	3	2
4	5	7	6
12	X	X	X
A	8	9	10
	1	1	X
	X	X	X
	1	1	X
	X	X	X

C

B

①

0	1	3	2
4	5	7	6
12	X	X	X
A	8	9	11
	1	1	X
	X	X	X
	1	1	X
	X	X	X

D

B

④

Chapter 3 - Part I

16

Design Example3 Cont.


3. Optimization

$$W = A + (BC + BD)$$

$$X = \bar{B}D + \bar{B}C + B\bar{C}\bar{D}$$

$$Y = \bar{C}\bar{D} + CD$$

$$Z = \bar{D}$$



Chapter 3 - Part 1

17


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Design Example3 Cont.

4. Technology Mapping

- Mapping with a library containing inverters, 2-input AND, 2-input OR

2 input AND
2 input OR



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 - Part 1

18

Mapping to NAND gates

Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs


NAND Mapping Algorithm


1. Replace ANDs and ORs:



2. Repeat the following pair of actions until there is at most one inverter between :

- a. A circuit input or driving NAND gate output, and
- b. The attached NAND gate inputs.






(a)

\downarrow NAND


substitution
 $D \rightarrow \overline{D}$
 inputs + outputs




Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.

Chapter 3 - Part 1

23




NAND Mapping Example




(a)

inver (inverter)
 ونافعه بفتح اور





(b)

5	7
5	6
1	2
3	4



(c)

نافعه بفتح اور



(d)

Chapter 3 - Part 1

24

Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.

Converting to NOR gates

Assumptions:

- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NOR gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available


The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

NOR Mapping Algorithm


ORs AND Jiss
↓
NORs

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :

- a. A circuit input or driving NOR gate output, and
- b. The attached NOR gate inputs.




NOR Mapping Example



(a)

or yes
invert + double Cuts
invert + double Cuts

نحو از من ④
out + in ⑤




Chapter 3 - Part 1

27


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

NOR Mapping Example




(a)

دیس
1 2
1 3
D D D



(b)



(c)

D


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 - Part 1

2

Part 2 – Combinational Logic

- Functions and functional blocks →



- Rudimentary logic functions

Decoding using Decoders

- Implementing Combinational Decoders

gates (and or)

functions (sel and)

Fun per 11 J. 2009

Functions with

Multiplexor

Encoding using Encoders

- Selecting using Multiplexers

- Implementing Combinational Functions with Multiplexers

Functions and Functional Blocks

- The functions considered are those found to be very useful in design
- Corresponding to each of the functions is a combinational circuit implementation called a ***functional block***
- In the past, functional blocks were packaged as **small-scale-integrated** (SSI), medium-scale integrated (**MSI**), and large-scale-integrated (**LSI**) circuits
- Today, they are often simply implemented within a **very-large-scale-integrated (VLSI)** circuit

int. S. b.
gates
o - 15

H. J. M.

Elementary Logic Functions

- Functions of a single variable X

- Can be used on the inputs to functional blocks to implement other than the block's intended function


- Value fixing : a, b

- Transferring : c

- Inverting : d

- Enabling : next slide

Functions of One Variable				
X	F = 0	F = 1	F = X	F = \bar{X}
0	0	1	0	1
1	0	1	1	0




nd Computer Design Fundamentals, 4e
©2008 Pearson Education, Inc.

Chapter 3 5

Enabling Function

- **Enabling** permits an input signal to pass through to an output
- **Disabling** blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be **Hi-Z** (as for three-state buffers and transmission gates), 0 , or 1
- When disabled, **0 output**
- When disabled, **1 output**




Computer Design Fundamentals, 4e
©2008 Pearson Education, Inc.

Chapter 3 6


Decoding

- **Decoding:** the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
 - Circuits that perform decoding are called **decoders**



- Functional blocks for decoding are
 - called **n -to- m line decoders**, where $m \leq 2^n$, and
 - generate 2^n (or fewer) minterms for the n input variables

1-to-2 Line Decoder



decoder فیجی
دو ابعادی درج کردن

- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's


- Only one output is active at a time

gates place block \rightarrow
inverted lines

A	D ₀	D ₁
0	1	0
1	0	1

LSB


(a)



(b) $D_0 = \overline{A}$

1 active line is
Line 1 is active

1 \rightarrow 2
in out



- Decoders are used to control multiple circuits by enabling only one of them at a time


2-to-4 Line Decoder

- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's

1 \rightarrow 2
in out

- Only one output is active at a time

gates plus block pos
inverted lines




- Decoders are used to control multiple circuits by enabling only one of them at a time

2-to-4 Line Decoder

A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	0				
0	1				
1	0				
1	1				

(a)



(c)


- No more optimization is possible

- Note that the 2-to-4 line decoder is made up of two 1-to-4 decoders and four AND gates


2-to-4 Line Decoder

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)



(c)



(b)


- No more optimization is possible

- Note that the 2-to-4 line decoder is made up of two 1-to-2 line decoders and 4 AND gates

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

A₀ 1 to 2
A₁ Chapter 3 112

3 to 8 decoder



$$D_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0$$

$$D_1 = \bar{A}_2 \bar{A}_1 A_0$$

$$D_2 = \bar{A}_2 A_1 \bar{A}_0$$

$$D_3 = \bar{A}_2 A_1 A_0$$

$$D_4 = A_2 \bar{A}_1 \bar{A}_0$$

$$D_5 = A_2 \bar{A}_1 A_0$$

$$D_6 = A_2 A_1 \bar{A}_0$$

$$D_7 = A_2 A_1 A_0$$

A_2	A_1	A_0	D_0	D_1	D_2	D_3	D_4	D_5
0	0	0	1	0	0	0	1	0
1	0	0	0	1	0	0	0	1
2	0	1	0	0	1	0	0	0
3	0	1	1	0	1	1	0	0
4	1	0	0	0	0	1	1	0
5	1	0	1	0	0	1	0	1
6	1	1	0	1	0	0	1	1
7	1	1	1	1	0	1	1	1

3 2-LIS inverted 8 2-LIS and gates

$$\text{Cost and } \downarrow \\ L = 24 \quad (8 \times 3)$$

$$G = 24 + 3 = 27$$

inverted


cost

$$L_s = 16 \times 4 = 64$$

$$G_s = 64 + 4 = 68$$

دیجیتال
01 D_q A₃ \bar{A}_2 \bar{A}_1 A₀

دو دیجیتال
D₁₂ A₃ A₂ \bar{A}_1 \bar{A}_0




(2) cost ↓ میکرید که میکنید و میکنند

Chapter 3 13

Decoder Expansion

بینی دیکسایدر cost ↓ با خرید

Scanned by CamScanner



street ford method
 $(128 \times 2) + 7$

enabling circuits to the outputs

table below for function


ation containing two X's represent four binary combinations

ely, can be viewed as distributing value of signal EN to 1 of 4

case, it is called a *Demultiplexer*

D_0	EN	A_1	A_0	D_0	D_1	D_2	D_3
D_0	0	X	X	0	0	0	0
D_1	1	0	0	1	0	0	0
D_2	1	0	1	0	1	0	0
D_3	1	1	0	0	0	1	0
	1	1	1	0	0	0	1

(a)



input ($A_4 A_3 A_2 A_1 A_0$)

$$\begin{array}{l} A_4 \bar{A}_3 \\ A_4 A_3 \\ \bar{A}_4 \bar{A}_3 \\ \bar{A}_4 A_3 \end{array}$$

5 to 32

$\bar{A}_2 \bar{A}_1 A_0$

$\bar{A}_2 A_1 \bar{A}_0$

$A_2 \bar{A}_1 \bar{A}_0$

$A_2 A_1 A_0$

$A_2 \bar{A}_1 \bar{A}_0$

$A_2 A_1 \bar{A}_0$

5 input and gate

1 to 2 decoder

احدى

A_3

\bar{A}_3

1

\bar{A}_0

1

\bar{A}_0

1

(3) 1 to 2 decoder

(4) 2 input and gate

$A_2 \bar{A}_1$

$A_2 A_1$

$\bar{A}_2 \bar{A}_1$

$\bar{A}_2 A_1$

$A_2 \bar{A}_1$

$\bar{A}_2 \bar{A}_1$

$\bar{A}_2 A_1$

$A_2 A_1$

$\bar{A}_2 \bar{A}_1$

$\bar{A}_2 A_1$

$A_2 \bar{A}_1$

$\bar{A}_2 \bar{A}_1$

$\bar{A}_2 A_1$

$A_2 A_1$

Cost

$$(5 \rightarrow 32) \rightarrow 5 = 165$$

* ادل شی بقسم 5 على 2 = 2.5

+ تأثر شی بجبر واحد و مخلب (ي) و بعدين الضم من تأثر و مخلب 2

* بقسم 2 على 2 = 1

ه بقسم 3 على 2 و بجبر واحد (1.5) $\rightarrow 2^{\text{جبل}} \rightarrow$ و تأثر بضم الضم و مخلب 1

ه وين ما استوف 1 معناها انا بكون

1 to 2 decoder Jumps

لست صنوع لان يعقلين مخلب و مخلب


(and)

جنبوج عکوراً جنبوج


gat and 4 2. 126

جنا

- Attach 4-enabling circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a *Demultiplexer*





EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




2-to-4 Decoder using 1-to-2 Decoders and Inverters

A₁
Zero \leftarrow 0
' \leftarrow 0
2 \leftarrow 1
3 \leftarrow 1



1st 1-to-2 Decoder
مُفَعِّل عَنْ د₀ د₁



2nd 1-to-2 Decoder
مُفَعِّل عَنْ د₂ د₃

line
عن
د₀ د₁
د₂ د₃

1^{to}2
1^{to}2
د₀ د₁ د₂ د₃

Decoders and Inverters

Most
 \Downarrow
 دون صي
EN




A₁

0

0

1

1



~~التي تدخل~~
out
signal
 + مابين طبقتين
 و EN


برىءاً خدمة

عاصد يكون EN و المخرج

disabled

(1) واحد فيه مخرج يكون
 واحد و المخرج يكون
 zero

Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.



Most \Rightarrow 1 \Rightarrow
 signal S

(1)

والباقي على
 A1 zero

لذلك \Rightarrow 1

(2)

لذلك \Rightarrow 2
 (1) A1 عاد
 صرراً يتحقق (وأعذر على ذلك)
 Chapter 3 29

جزء اخر من المخطط عنصر inverter

4.1 Decoders and Inverters

Most
MSV
Most
significant
Value


A_2	A_1	A_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

1st 2-to4 Decoder

D_0	D_1	D_2	D_3
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

2nd 2-to4 Decoder

D_4	D_5	D_6	D_7
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0



$A_3 A_2 A_1 A_0$ | $D_0 D_1 D_2 D_3$ | $D_4 D_5 D_6 D_7 D_8$ | $D_9 D_{10} D_{11} D_{12}$ | $D_{13} D_{14}$
 Most

(1)


(2)

(3)


(4)

2-to-4 decoder (4) $P_{in} \rightarrow P_{out}$


(1)
D₀-D₃ مدخلات




(2)
D₀-D₃ مدخلات




(3)
D₀-D₃ مدخلات



(4)
D₀-D₃ مدخلات



D₀-D₃ مدخلات



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2006 Pearson Education, Inc.

Chapter 3 33

4-to-16 Decoder using Only 2-to-4 Decoders

- Sum-of-minterms representation
- One n -to- 2^n -line decoder
- m OR gates, one for each function
- For each function, the OR gate has k inputs, where k is the number of minterms in the function

▪ Approach 1:

- Find the truth table for the functions
- Make a connection to the corresponding OR from the corresponding decoder output wherever a 1 appears in the truth table


▪ Approach 2

- Find the minterms for each output function
- OR the minterms together

decoder is Function f

Chapter 3 35

Example 1



- Implement function f using decoder and OR gate:


$$f(x, y, z) = x\bar{z} + \bar{x}y$$

- ① $n = 3$ variables \rightarrow 3-to-8 decoder
- ② One function \rightarrow One OR gate

- Solution: Convert f to SOM format

$$\bullet f = x\bar{z}(y + \bar{y}) + \bar{x}y(z + \bar{z}) = xy\bar{z} + x\bar{y}\bar{z} + \bar{x}yz + \bar{x}y\bar{z}$$

$$\bullet f(x, y, z) = \sum_m(2, 3, 4, 6) \rightarrow 4\text{-input OR gate}$$



▪ Decoder is a Minterm Generator


مخرجات المinterms \rightarrow مinterms

- Implement function f using decoder and OR gate:
- $$f(w, x, y, z) = \sum_m (0, 4, 8, 11, 12, 14, 15)$$

- $n = 4$ variables \rightarrow 4-to-16 decoder

- One function with 7 minterms \rightarrow One 7-input OR gate

- If number of minterms is greater than $\frac{2^n}{2}$, then design for complement $F(\bar{F})$ and use NOR gate instead of OR to generate F



4-to-16
decoder

number of minterms

Chapter 3 37

Example 3

- Implement functions C and S using decoder and OR gates:


- $n = 3$ variables \rightarrow 3-to-8 decoder

- Two functions \rightarrow Two OR gates

- Solution:

- $C = \sum_m (3, 5, 6, 7) \rightarrow$ 4-input OR gate

- $S = \sum_m (1, 2, 4, 7) \rightarrow$ 4-input OR gate




X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

in 1 dec 1 dec
3, 5, 6, 7 1, 2, 4, 7

Example 5


- Implement function F using 3-to-8 decoder, AND gate and inverters: $F(A, B, C) = \sum_m(1, 3, 5, 7)$

- Solution with 5 inverters:




- Solution with 4 inverters:

- $F(A, B, C) = \prod_M(0, 2, 4, 6)$



(Input \oplus Scan) and $F = \overline{D_0 \oplus D_2 \oplus D_4}$



- Implement the following set of odd parity functions

$$(A_7, A_6, A_5, A_4)$$

$$P_1 = A_7 \oplus A_5 \oplus A_4$$

$$P_2 = A_7 \oplus A_6 \oplus A_4$$

$$P_3 = A_7 \oplus A_6 \oplus A_5$$

- Finding sum of minterms expressions


$$P_1 = \Sigma_m(1, 2, 5, 6, 8, 11, 12, 15)$$

$$P_2 = \Sigma_m(1, 3, 4, 6, 8, 10, 13, 15)$$

$$P_3 = \Sigma_m(2, 3, 4, 5, 8, 9, 14, 15)$$

- Find circuit
- Is this a good idea?


A_4
 A_5
 A_6
 A_7




U1E016

Encoding

- **Encoding:** the opposite of decoding - the conversion of an m -bit input code to a n -bit output code with $n \leq m$ such that each valid code word produces a unique output code
- Circuits that perform encoding are called **encoders**
- An encoder has 2^m (or fewer) input lines and n output lines which **generate the binary code corresponding to the input values**
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears




لینہ ایڈم
line as input مطلع کی ①
out بیٹھنے والی 1 لائے کی




دھنی
سیکھنے کو ①
1 کی کسی
(لوكاں کا نہیں پہلے کیا)

D_1	D_0	A
1	0	Invalid Input
0	1	0
1	0	1
1	1	Invalid Input




D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1




Chapter 3 45

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



(c)



(c)

[1 out \overline{D}_0] 1 ms

out

[zeroes zeroes]

D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	1	0	0	0
0	0	0	0	0	1	1
0	0	1	0	0	1	0
0	1	0	0	1	0	1
1	0	0	0	1	1	1

(a)




$$A_0 = D_1 + D_3$$


$$A_1 = D_2 + D_3$$

الاخير
ال-expression

(b)



(c)

 A_0 A_1 

Chapter 3 47

8-to-3 Encoder (Octal-to-Binary Encoder)

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	0	1	0	0	0	0	1	0	1
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

(a)

دیجیت و دیجیت
کوڈ، ۱ دیجیت
کوڈ
out of zero $\leftarrow D_0$
out of $\leftarrow D_1$


$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

(b)


جی (c) ۰ ۱ ۲ ۳ ۴ ۵ ۶ ۷
کوڈ



Chapter 3 48

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

(a)



expressing the function



$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_4 + D_6$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

(b)

(c)

مخرجات الـ 8-to-3

دوال من 8 مدخل

(X) مدخل D7D6


don't care

Decimal-to-BCD Encoder

- **Inputs:** 10 bits corresponding to decimal digits 0 through 9, (D_0, \dots, D_9)
مدخلات 10 بت
10-9 دوال
مخرجات 4 بت
(0-9) دوال
- **Outputs:** 4 bits with BCD codes (A_3, A_2, A_1, A_0)
دوال 4 بت
(0-9) دوال
- **Function:** If input bit D_i is a 1, then the output is the BCD code for i
- The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly

4-to-2 Low Priority Encoder

$D_3 D_2 D_1 D_0$	$A_1 A_0$
x x x 1	0 0
x x 1 0	0 1
x 1 0 0	1 0
1 0 0 0	1 1



معلوم است اکون ای بخط ۱ و بخط ۰ کون
جواب داشت

$$A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

$$A_0 = \star D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

معنی $D_1 D_0$ سیم ۱ ۲ کان عدای

Low Priority
بلطفه منع فوت
۳۵۸ الفی واحد
بلطفه منع فوت

و ۱



dont care
Case

4-to-2 Low Priority Encoder

#_of_Minterms/ Rows	D_3	D_2	D_1	D_0	A_1	A_0	V
1	0	0	0	0	x	x	0
8	x	x	x	1			
4	x	x	1	0			
2	x	1	0	0			
1	1	0	0	0			

(a)

$$A_0 = D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

$$A_0 = \bar{D}_0 (D_1 + D_3 \bar{D}_2 \bar{D}_1)$$

$$\rightarrow \text{معنی } A_0 = \bar{D}_0 (D_1 + D_3 \bar{D}_2)$$

$$A_0 = D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_0$$


$$A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

$$A_1 = \bar{D}_1 \bar{D}_0 (D_2 + D_3 \bar{D}_2)$$

$$\rightarrow \text{معنی } A_1 = \bar{D}_1 \bar{D}_0 (D_2 + D_3)$$

$$A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_1 \bar{D}_0$$

$$V = D_3 + D_2 + D_1 + D_0$$



(b)

4-to-2 High Priority Encoder

#_of_Minterms/ Rows	D_3	D_2	D_1	D_0	A_1	A_0	V
1	0	0	0	0	X	X	0
1	0	0	0	1	0	0	1
2	0	0	1	X	0	1	1
4	0	1	X	X	1	0	1
8	1	X	X	X	1	1	1

(a) *مدخلات*

(b)

*High**مخرجات**in*


$$V = D_3 + D_2 + D_1 + D_0$$

$$A_0 = D_3 + \overline{D}_3 \overline{D}_2 D_1$$

$$A_0 = D_3 + \overline{D}_2 D_1$$

$$A_1 = D_3 + \overline{D}_3 D_2$$

$$A_1 = D_3 + D_2$$



5-input Priority Encoder


- Priority encoder with 5 inputs (D_4, D_3, D_2, D_1, D_0) - highest priority to most significant 1 present - Code outputs A_2, A_1, A_0 and V where V indicates at least one 1 present

No. of Min-terms/Row	Inputs					Outputs			
	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0	V
1	0	0	0	0	0				
1	0	0	0	0	1				
2	0	0	0	1	X				
4	0	0	1	X	X				
8	0	1	X	X	X				
16	1	X	X	X	X				

- X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all 16 product terms in the table



Selecting

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - A set of information inputs from which the selection is made
 - A single output
 - A set of control lines for making the selection
- Logic circuits that perform selecting are called **multiplexers**
- Selecting can also be done by three-state logic



Multiplexers (MUX) (Data Selectors)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs (S_{n-1}, \dots, S_0) called selection inputs, 2^n information inputs (I_{2^n-1}, \dots, I_0), and one output Y
- A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires



Multiplexers
مُتَحْمِلُون

2-to-1-Line MUX

جامعة

جامعة


- Since $2 = 2^1$, $n = 1$
- The single selection variable S has two values:

- $S = 0$ selects input I_0
- $S = 1$ selects input I_1

The equation:

$$Y = \bar{S}I_0 + SI_1$$

The circuit:




S	I ₁	I ₀	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$Y = I_0$$

$$Y = I_1$$

S	I ₁
0	I ₀
1	I ₁

S	I ₁	I ₃	I ₂	I ₀
0	1	1	1	2
1	1	1	1	1
2	1	1	1	0
3	1	1	1	1



عومندری اور
کو واحده کے
Chapter 3 63


4-to-1-Line MUX

- Since $4 = 2^2$, $n = 2$
- There are two selection variables (S_1S_0) and they have four values:
 - $S_1S_0 = 00$ selects input I_0
 - $S_1S_0 = 01$ selects input I_1
 - $S_1S_0 = 10$ selects input I_2
 - $S_1S_0 = 11$ selects input I_3
- The equation:

$$Y = \bar{S}_1\bar{S}_0I_0 + \bar{S}_1S_0I_1 + S_1\bar{S}_0I_2 + S_1S_0I_3$$


S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

بے تکیہ
Y, S₁, S₀




2 رقم بیشتر من
S₁, S₀ Chapter 3 64

- 2-to-4-line decoder
- 4 2-input AND gates
- 4-input OR gate




Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.



Chapter 3 65

2-to-1-Line MUX Cont.

- Note the regions of the multiplexer circuit shown: *أنا بحاجة إلى*
- 1-to-2-line Decoder
- 2 Enabling circuits
- 2-input OR gate
- In general, for an 2^n -to-1-line multiplexer:
 - n -to- 2^n -line decoder
 - 2^n 2-input AND gate
 - One 2^n -input OR gate




Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Homework

- Implement 8-to-1-Line MUX and 64-to-1 MUX:
 - How many select lines are needed?
 - Decoder size? 6-to-64
 - How many 2-input AND gates are needed? 64
 - What is the size of the OR gate?

32
Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.




8 → 1
 select line → 3
 3-8 decoder
 8 2-input and
 1 OR 8 inputs

6 4 to 1
Select line 6
6-64 decoder
6 2-input and
1 OR 6 4 input
Chapter 3 67

Multiplexer Width Expansion

- Select “vectors of bits” instead of “bits”
 - Example: *4-to-1-line quad multiplexer*

كانت input عبارة متعلقة بالأشخاص




حلہ اسپر جروب میں جروب 1
 # جوب 2
 # جدل کا کام 16 bits واحد (چھار) سطحیہ bits
 # Selection میں 10 bits مابین
 یعنی بیانی کی جروب کا حصہ
 کم وزنہ 2 bits اور اکثر یعنی
 اسمو
 عدد و نصف تائب مابین
 exp

Multiplexer Width Expansion


- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer

Quad 4 $\xrightarrow{w=4}$

Dual 2 $\xrightarrow{w=2}$



?



(1) bit wide 2^n to 1 Mux

(2) n to 2^n line decoder \Rightarrow ~~select~~

~~(3)~~ $m \times 2^n$ 2 input and gate \Rightarrow $m \times 2^n$ ~~bit~~






~~(3)~~ $m \times 2^n$ input OR gate \Rightarrow $m \times 2^n$ ~~bit~~ $\xrightarrow{1 \rightarrow m \text{ bits}}$

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 69

Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer



$\xrightarrow{M \rightarrow 4}$

analog $\xrightarrow{w=4}$
 $m + 2^n = 16$


Chapter 3 70

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Multiplexer Width Expansion Cont.

- Can be thought of as four 4-to-1 MUXes:

جهاز انتخاب
طريقة انتخاب
1 bit width, 4 Mux use
لابد من 4 مدخل





Chapter 3 71

Other Selection Implementations

* Three-state logic

مقدمة أولى مقدمة
مقدمة ثانية مقدمة
S0 مقدمة ثالثة مقدمة




$I_0, I_1, I_2, I_3 \Rightarrow 4\text{ inputs } 4\text{ to } 1\text{ Mux}$
 $S_0, S_1 \Rightarrow 2\text{ select lines}$

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 3 72

MUXes from Smaller Ones

- 4-to-1 MUX using three 2-to-1 MUXes



- 6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX




S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

Chapter 3 73


Building Large MUXes from Smaller Ones

- 4-to-1 MUX using three 2-to-1 MUXes



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

- 6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

Homework

- Build an 8-to-1 MUX using:
 - Two 4-to-1 MUX and one 2-to-1 MUX
 - One 4-to-1 MUX and multiple 2-to-1 MUXes
 - Only 2-to-1 MUXes (How many MUXes are need?)

Chapter 3 75

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Combinational Logic Implementation

- Multiplexer Approach 1

- Implement m functions of n variables with:
 - Sum-of-minterms expressions
 - An m -wide 2^n -to-1-line multiplexer
- Design:
 - Find the truth table for the functions
 - In the order they appear in the truth table:
 - Apply the function input variables to the multiplexer select inputs S_{n-1}, \dots, S_0
 - Label the outputs of the multiplexer with the output variables
 - Value-fix the information inputs to the multiplexer using the values from the truth table (for don't cares, apply either 0 or 1)

m function n variables
① m -bit 2^n to 1 max
 $n-1$
② m -bit 2 to 1 max
+ Inverter

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 3 76

Example1

- Implement the following function using a single MUX based on Approach1 : $F(x, y, z) = \sum_m(0, 5, 7)$

Solution:

- Single function $\rightarrow m=1$
- 3 variables $\rightarrow n=3 \rightarrow 8\text{-to-1 MUX}$
- Fill the truth table of F



x	y	z	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

1 bit 3 varb
 2^3 to 1 8 to 1 MUX

Example2: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right

Gray Code ABC	Binary Code XYZ
000	000
001	001
011	010
010	011
110	100
111	101
101	110
100	111

مخططات مدخلات
مخططات مخرجات

Binary \rightarrow Gray is احوالات
Gray \rightarrow Binary جائز صيغة


3bit لـ 3bit عباره

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that $X = A$. However, Y and Z are more complex
- Two functions (Y and Z) $\rightarrow m = 2$
- 3 variables (A , B , and C) $\rightarrow n = 3$
- Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
 - connecting A , B , and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

Gray Code ABC	Binary Code XYZ
000	000
001	001
010	011
011	010
100	111
101	110
110	100
111	101

3 variab
width 3 bit
8 to 1 Mux

Gray to Binary Code Cont.



2bit بولس $X \geq A$ الـ 3 بولس اذا $S=0$ [موكوس]

Combinational Logic Implementation

- Multiplexer Approach 2

- Implement any m functions of n variables by using:
 - An m -wide $2^{(n-1)}$ -to-1-line multiplexer
 - A single inverter if needed
- Design:
 - Find the truth table for the functions
 - Based on the values of the most significant $(n-1)$ variables, separate the truth table rows into pairs
 - For each pair and output, define a rudimentary function of the least significant variable ($0, 1, X, \bar{X}$)
 - Connect the most significant $(n-1)$ variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
 - Use the inverter to generate the rudimentary function \bar{X}

m function n variables
m bit 2^{n-1} to 1 Mux
inverter


Example 1

- Implement the following function using a single MUX and an inverter (if needed) based on Approach 2:

$$F(A, B, C, D) = \sum_m (1, 3, 4, 10, 13, 14, 15)$$

Solution:

- Single function $\rightarrow m = 1$
- 4 variables $\rightarrow n = 4 \rightarrow$ 8-to-1 MUX
- Fill the truth table of F



A	B	C	D	F	
0	0	0	0	0	$F = D$
0	0	0	1	1	
0	0	1	0	0	
0	0	1	1	1	
0	1	0	0	1	$F = \bar{D}$
0	1	0	1	0	
0	1	1	0	0	$F = 0$
0	1	1	1	1	
1	0	0	0	0	$F = 0$
1	0	0	1	0	
1	0	1	0	1	$F = \bar{D}$
1	0	1	1	0	
1	1	0	0	0	$F = D$
1	1	0	1	1	
1	1	1	0	1	
1	1	1	1	1	$F = 1$

1 function
4 variable

Example2: Gray to Binary Code


Gray Code ABC	Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z
000	000	$Y = 0$	$Z = C$
001	001		
010	011	$Y = 1$	$Z = \bar{C}$
011	010		
100	111	$Y = 1$	$Z = \bar{C}$
101	110		
110	100	$Y = 0$	$Z = C$
111	101		

Logic and Computer Design Fundamentals
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 83

Gray to Binary Code Cont.

- Assign the variables and functions to the multiplexer inputs:




- Note that Approach2 reduces the cost by almost half compared to Approach1

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 84

Demultiplexer (DMUX)

- Opposite of multiplexer
- Receives one input and directs it to one from 2^n outputs based on n-select lines
- Example: 1-to-2 DMUX




$Q_0 = \bar{S}I$

$Q_1 = SI$

equations

S	I	Q_1	Q_0
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0




Chapter 3 85

- $\text{DMUX} \equiv \text{Decoder with Enable}$


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

1-to-4 DMUX

- $Q_0 = \bar{S}_1 \bar{S}_0 I$
- $Q_1 = \bar{S}_1 S_0 I$
- $Q_2 = S_1 \bar{S}_0 I$
- $Q_3 = S_1 S_0 I$



D	S_1	S_0	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	0	I
1	0	1	0	0	I	0
2	1	0	0	I	0	0
3	1	1	I	0	0	0




out and success Chapter 3 86

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides

Functional Block: Half-Adder

- A 2-input, 1-bit width binary adder that performs the following computations:



X	0	0	1	1
+ Y	+ 0	+ 1	+ 0	+ 1
	<u> </u>	<u> </u>	<u> </u>	<u> </u>
C S	0 0	0 1	0 1	1 0
	C S	C S	C S	C S

→ جواب
→ مجموع
Binary

- A half adder adds two bits to produce a two-bit sum

- The sum is expressed as a **sum bit (S)** and a **carry bit (C)**
- The half adder can be specified as a truth table for S and C \Rightarrow

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Logic Simplification and Implementation:

Half-Adder

دو 2bit مجموع
و بخطاب اکتواب

2bit ریز
HA

- The K-Map for S, C is:



$$S = X \cdot \bar{Y} + \bar{X} \cdot Y = X \oplus Y$$

$$C = X \cdot Y$$

S		Y
	0	1
X	1	2

C		Y
	0	1
X	2	3

- The most common half adder implementation is:




- Iterative combinational circuits
- Binary adders
 - Half and full adders
 - Ripple carry adders
- Binary subtraction
- Binary adder-subtractors
 - Signed binary numbers
 - Signed binary addition and subtraction
 - Overflow
- Binary multiplication $\rightarrow 2$
- Other arithmetic functions
 - Design by contraction

in 5015N
 4 bits 0 1 1 1
 as new int
Binary number

Iterative Combinational Circuits


- Arithmetic functions
 - Operate on binary vectors
 - Use the same sub-function in each bit position
- Can design functional block for the sub-function and repeat to obtain functional block for overall function

- **Cell:** sub-function block




- **Iterative array:** array of interconnected cells

Block Diagram of an Iterative Array



- Example: $n = 32$ $n + n + 1 + 1 = 66$
- Number of inputs = $32 * 2 + 1 + 1 = 66$
- Truth table rows = 2^{66}
- Equations with up to 66 input variables
- Equations with huge number of terms
- Design impractical!



- Iterative array takes advantage of the regularity to make design feasible

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

cell 32 bit
أمثلة ملحوظة

Chapter 4 5

Functional Blocks: Addition

22.

- Binary addition used frequently
- Addition Development:
 - **Half-Adder (HA)**: a 2-input bit-wise addition functional block
 - **Full-Adder (FA)**: a 3-input bit-wise addition functional block
 - **Ripple Carry Adder**: an iterative array to perform vector binary addition

cell 32 bit

Functional Block: Half-Adder (HA)

- A 2-input, 1-bit width binary adder that performs the following computations:

X	0	0	1	1	
+ Y	+ 0	+ 1	+ 0	+ 1	
CS	0 0	0 1	0 1	1 0	
<i>Sum</i>		<i>Carry</i>		<i>Binary</i>	

- A half adder adds two bits to produce a two-bit sum

- The sum is expressed as a **sum bit (S)** and a **carry bit (C)**
- The half adder can be specified as a truth table for S and C \Rightarrow

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Logic Simplification and Implementation:

Half-Adder

دو بت 2bit مجموعه،
و بخطاب

2bit ریزخانه
HA



- The K-Map for S, C is:

$$S = X \cdot \bar{Y} + \bar{X} \cdot Y = X \oplus Y$$


$$C = X \cdot Y$$

S	Y	C	Y
X	0 1	X	0 1
0	1	0	1
1	2	1	3

- The most common half adder implementation is:



Functional Block: Full-Adder



- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a *sum bit (S)* and a *carry bit (C)*

- For a carry-in (Z) of 0, it is the same as the half-adder:

Z	0	0	0	0
X	0	0	1	1
+ Y	<u>+ 0</u>	<u>+ 1</u>	<u>+ 0</u>	<u>+ 1</u>
C S	0 0	0 1	0 1	1 0

Binary Addition
0 + 1 = 1
1 + 1 = 10
 $1 \rightarrow 0, 1 \rightarrow 1$
 $2 \rightarrow 10$

- For a carry-in (Z) of 1:

Z	1	1	1	1
X	0	0	1	1
+ Y	<u>+ 0</u>	<u>+ 1</u>	<u>+ 0</u>	<u>+ 1</u>
C S	0 1	1 0	1 0	1 1

$3 \rightarrow 11$

$3 \rightarrow 0 - 7$
Input

Logic Optimization: Full-Adder

- Full-Adder Truth Table:

- Full-Adder K-Map: *Expecting L'c K-Map view*

S		Y	
X	1	1	1
Z	0	1	2
	4	5	6

C		Y	
X	1	1	1
Z	0	1	2
	4	5	6

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}Z + XY\bar{Z}$$

$$C = XZ + XY + YZ$$


- The S function is the three-bit XOR function (Odd Function):

- $S = X \oplus Y \oplus Z$ *odd function*

- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:

- $C = XY + (X \oplus Y)Z$ *جملة مثل المثل*

Carry Out goes to (1) & (2) is



Binary Adders

vector of cell


- To add multiple operands, we “bundle” logical signals together into vectors and use functional blocks that operate on the vectors
- Example: **4-bit ripple carry adder** adds input vectors $A(3:0)$ and $B(3:0)$ to get a sum vector $S(3:0)$
- Note: carry-out of *cell i* becomes carry-in of *cell i + 1*

Description	Subscript 3 2 1 0	Name
Carry In \rightarrow	0 1 1 0	C_i
Augend	1 0 1 1	A_i
Addend	0 0 1 1	B_i
Sum	1 1 1 0	S_i
Carry out \rightarrow	0 0 1 1	C_{i+1}

4-bit Ripple-Carry Binary Adder

RCA

- A four-bit Ripple Carry Adder made from four 1-bit Full Adders;



Homework

56a

- When we subtract one bit from another, two bits are produced: *difference bit (D)* and *borrow bit (B)*

طريق عادي طريق بديل أداة ملائمة	X $-Y$ \hline $B\ D$	$0\ 0$ -0 \hline $0\ 0$	$1\ 0 \xrightarrow{+2}$ -1 \hline $1\ 1$	$0\ 1$ -0 \hline $0\ 1$	$0\ 1$ -1 \hline $0\ 0$
			$\xrightarrow{\text{ Borrow}}$ الخطوة		

- **Algorithm:**

- Subtract the *subtrahend (N)* from the *minuend (M)*
- If no end borrow occurs, then $M \geq N$ and the result is a non-negative number and correct
- If an end borrow occurs, then $N > M$ and the difference $(M - N + 2^n)$ is subtracted from 2^n , and a minus sign is appended to the result

$$\begin{array}{r} 0^m \\ - 1^n \\ \hline \end{array} \quad n > m \Rightarrow (m - n + 2^n) \quad G(n-m)$$

$0 - 1 + 2^n$
 $-1 + 2 = 1$

Chapter 4 15

Unsigned Subtraction

$\overline{4} \overline{2} \overline{1}$


- **Examples:**

$0\ 1\ 10$ $-0\ 1\ 00$ \hline $0\ 0\ 10$	$0\ 1\ 00$ $-0\ 1\ 11$ \hline $0\ 1\ 01$	1 10011 \hline 10101	0 10010110 -01100100 \hline 00110010	1 01100100 -10010110 \hline 11001110
$\cancel{\text{No Borrow}}$ $\cancel{2^n}$	$\cancel{-1}$ $\cancel{2^n}$	$\cancel{1}$ $\cancel{2^n}$	$\cancel{0}$ $\cancel{2^n}$	$\cancel{1}$ $\cancel{2^n}$
10000 -1101 \hline $(-) 0011$	100000 -10101 \hline $(-) 01011$	$2's\ com$ $2's\ com$ $2's\ com$	$2's\ com$ $2's\ com$ $2's\ com$	$2's\ com$ $2's\ com$ $2's\ com$
$\cancel{\text{all 0s}}$ $\cancel{\text{all 1s}}$ $\cancel{\text{all 0s}}$ $\cancel{\text{all 1s}}$				

Chapter 4

16

- The subtraction, $2^n - D$, is taking the 2's complement of D
- To do both unsigned addition and unsigned subtraction requires:
 - Addition and Subtraction are performed in parallel and Subtract/Add chooses between them
- Quite complex!
- Goal:** Shared simpler logic for both addition and subtraction
- Introduce complements as an approach



Complements

- For a number system with radix (r), there are two complements:
 - Diminished Radix Complement**
 - Famously known as $(r - 1)$'s complement
 - Examples:
 - 1's complement for radix 2
 - 9's complement for radix 10
 - For a number (N) with n -digits, the diminished radix complement is defined as:

$$(r^n - 1) - N$$
 - Radix Complement**
 - Famously known as r 's complement for radix r
 - Examples:
 - 2's complement in binary
 - 10's complement in decimal
 - For a number (N) with n -digits, r 's complement is defined as:

$$r^n - N, \text{ when } N \neq 0$$

$$n + (r-1) \text{ com} = (r-1)(r-1)$$

n digits

$$(r^n - 1) - n = (r-1)^n$$

Diminished Radix Complement

- If N is a number of n -digits with radix (r) , then
 - $N + (r-1)$'s complement of $N = (r-1)(r-1)(r-1) \dots (r-1)$ n-digits
 - The $(r-1)$'s complement can be computed by subtracting each digit from $(r-1)$
- Example: Find 1's complement of $(1011)_2$ مبحث دالة
 - $r=2, n=4, (r-1) = n$
 - Answer is $(2^4 - 1) - (1011)_2 = (0100)_2$ $(1111)_2 - (1d1)_2 = (0100)_2$
 - Notice that $(1011)_2 + (0100)_2 = (1111)_2$ which is $(2-1)(2-1)(2-1)(2-1)$
- Example: Find 9's complement of $(45)_{10}$ 4-digits
 - $r = 10, n = 2$
 - Answer is $(10^2 - 1) - (45)_{10} = (54)_{10}$
 - Notice that $(45)_{10} + (54)_{10} = (99)_{10}$ which is $(10-1)(10-1)$
- Example: Find 7's complement of $(671)_8$ 2-digits
 - $r = 8, n = 3$
 - Answer is $(8^3 - 1) - (671)_8 = (106)_8$
 - Notice that $(671)_8 + (106)_8 = (777)_8$ which is $(8-1)(8-1)(8-1)$ 3-digits

Binary 1's Complement

- For $r = 2, N = 01110011_2, n = 8$ (8 digits):

$$(r^n - 1) = 256 - 1 = 255_{10}$$
 or 11111111_2
- The 1's complement of 01110011_2 is then:

$$\begin{array}{r}
 11111111 \\
 - 01110011 \\
 \hline
 10001100
 \end{array}$$

لـ جـ دـ بـ أـ جـ اـ جـ بـ
جـ بـ أـ جـ بـ أـ جـ بـ
جـ بـ أـ جـ بـ أـ جـ بـ
جـ بـ أـ جـ بـ أـ جـ بـ
- Since the $2^n - 1$ factor consists of all 1's and since $1 - 0 = 1$ and $1 - 1 = 0$, the one's complement is obtained by complementing each individual bit

2 Radix Complement

r's complement

$10 \rightarrow 10^{\text{sc}}$

$2 \rightarrow 2^{\text{s}}$

- For number N with n -digit and radix (r):

$$1 \rightarrow \text{If } N \neq 0, r\text{'s complement of } N = r^n - N \Rightarrow r^n - n$$

▪ $r\text{'s complement} = (r-1)\text{'s complement} + 1$

$$2 \rightarrow \text{If } N = 0, r\text{'s complement of } N = 0 \Rightarrow 0$$

- Example: Find 10's complement of $(92)_{10}$

- $r = 10, n = 2$
- Answer is $10^2 - (92)_{10} = (8)_{10}$
- Notice that 9's complement of $(92)_{10}$ is $(7)_{10}$

$$\begin{array}{c} (16^{\text{sc}})_{10} \\ \downarrow \\ (2^{\text{s}})_{2} \end{array}$$

- Example: Find 16's complement of $(3AE7)_{16}$

- $r = 16, n = 4$
- Answer is $16^4 - (3AE7)_{16} = (10000)_16 - (3AE7)_{16} = (\text{C519})_{16}$

$$\cancel{15^{\text{sc}}} \rightarrow 15^{\text{sc}} + 1 = 16^{\text{sc}} \quad \begin{array}{c} 0 \times 16^3 & 0 \times 16^2 & 0 \times 16^1 & 0 \times 16^0 \\ \hline 3 & A & E & 7 \\ \hline (\text{C} & 5 & 1 & 9) \end{array} \quad (r-1)_{\text{rad}} + 1 = r_{\text{com}}$$

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 4 21

Binary 2's Complement

- For $r = 2, N = 01110011_2, n = 8$ (8 digits), we have:
- $(r^n) = 256_{10}$ or 100000000_2

- The 2's complement of 01110011 is then:

$$\begin{array}{r} r^n \quad 100000000 \\ n - 01110011 \\ \hline 10001101 \end{array} \quad \begin{array}{c} 10001100 \\ \cancel{1} \\ \hline 10001101 \end{array} \quad \begin{array}{l} \xrightarrow{(r-1) +} \\ + \\ \hline \end{array} \quad \begin{array}{c} 10001101 \\ \cancel{1} \\ \hline 10001101 \end{array} \quad \begin{array}{c} \cancel{1} \\ \hline 10001101 \end{array} \quad \begin{array}{c} \cancel{1} \\ \hline 10001101 \end{array} \quad \begin{array}{c} \cancel{1} \\ \hline 10001101 \end{array}$$

- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware

- Remember the 2's complement of $(000..00)_2$ is $(000..00)_2$

- Complement of a complement restores the number to its original value:

$$\text{The Complement of complement } N = 2^n - (2^n - N) = N$$

$$2^n - 2^n = n$$

class 15
complements
n 70.5. 15. 15
Chapter 4 22

Alternate 2's Complement Method

- Given: an n -bit binary number, beginning at the least significant bit and proceeding upward:
 - Copy all least significant 0's
 - Copy the first 1
 - Complement all bits thereafter
- 2's Complement Example:

10010100

- Copy underlined bits:

100

- and complement bits to the left:

01101100

الخطوة الأولى
الخطوة الثانية
(3) الخطوة الثالثة

الخطوة الأولى ماضي
الخطوة الثانية ماضي

10010100 ← قيم المكان
المنسوب

الخطوة الثالثة ← قيم المكان
المنسوب

Chapter 4 23

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Subtraction with 2's Complement

- For n -digit, unsigned numbers M and N , find $M - N$ in base 2:
 - Add the 2's complement of the subtrahend N to the minuend M : $z^n \leftarrow \text{أصل } 2^n$
 $\boxed{\mathbf{M - N} \longrightarrow M + (2^n - N) = M - N + 2^n}$
 - If $M \geq N$, the *sum* produces end carry 2^n which is discarded; and from above, $M - N$ remains $\cancel{(\text{Carry}(1) \rightarrow \text{borrow}(0))} M - N \text{ Only}$
 - If $M < N$, the *sum* does not produce end carry, and from above, is equal to $2^n - (N - M)$ which is the 2's complement of $(N - M)$ $\cancel{(\text{Carry}(0) \rightarrow \text{borrow}(1))} M - N$
 - To obtain the result $-(N - M)$, take the 2's complement of the sum and place a “-” to its left

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Unsigned 2's Complement Subtraction Example: (M > N) Carry (1) $\xrightarrow{\text{give}}$ borrow (zero)

- Find $01010100_2 - 01000011_2$

$$\begin{array}{r}
 01010100 \\
 - \underline{01000011} \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 101010100 \\
 + \underline{10111101} \\
 \hline
 00010001
 \end{array}$$

m $\cancel{0011}$
 n $\underline{\underline{25}} \cancel{0010}$

2's comp $\xrightarrow{\text{give}}$
 2's comp

- The carry of 1 indicates that no correction of the result is required

Unsigned 2's Complement Subtraction Example: (M < N) Carry (0) $\xrightarrow{\text{give}}$ borrow (1)

- Find $01000011_2 - 01010100_2$

$$\begin{array}{r}
 01000011 \\
 - \underline{01010100} \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 01000011 \\
 + \underline{10101100} \\
 \hline
 11101111
 \end{array}$$

2's comp $\xrightarrow{\text{give}}$
 2's comp

2's comp $\xrightarrow{\text{borrow}}$
 (-) 00010001

- The carry of 0 indicates that a correction of the result is required
- Result = - (00010001)

Signed Integer Representations

- Signed-Magnitude:** here the $(n - 1)$ digits are interpreted as a positive magnitude

- Max = $+(2^{n-1} - 1)$

- Min = $-(2^{n-1} - 1)$

- Two representation for zero (i.e. ± 0)

$$\begin{array}{c} \text{نوعي} \\ \text{أمثلة} \\ 0 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad n-1 \\ (+) \quad (2^{n-1} - 1) \end{array}$$

نوعي
أمثلة
0, 1

- Signed-Complement:** here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:

- Signed 1's Complement:** Uses 1's Complement Arithmetic

- Max = $+(2^{n-1} - 1)$

- Min = $-(2^{n-1} - 1)$

- Two representation for zero (i.e. ± 0)

1's
مدعون
أمثلة
نوعي

zero 1 2 may be

- Signed 2's Complement:** Uses 2's Complement Arithmetic

- Max = $+(2^{n-1} - 1)$

- Min = -2^{n-1}


- Single representation for zero

2's
مدعون
أمثلة
نوعي

بعد على اول 1 و ينزل و يعيق الباقي

Signed Integer Representation Example

- $r = 2, n = 3$



Msb bit
sign bit
1 0 0

Number	Signed-Magnitude	1's Complement	2's Complement
+3	(+) 011	(+) 011 (3)	(+) 011 → 2 ⁵
+2	(+) 010 2	(+) 010 (2)	010
+1	(+) 001 1	(+) 001 (3)	001
+0	(+) 000 (0)	(+) 000 (0)	000
-0	(-) 100 0	(-) 100 1	---
-1	(-) 101 1	(-) 101 1	(+) 111 → 2 ⁵
-2	(-) 110 2	101	110
-3	(-) 111 3	100	101
-4	----	----	100

- Represent the number -9 using 8-bits

Sign-Magnitude = 10001001

1's complement = 11110110

2's complement = 11110111

↓
+ 8 0 1 0 0 0

↓
- 8 1 0 1 1 1 1'com

2's Complement Signed Numbers

- Signed 2's complement is the most common representation for signed numbers
 - Focus of the course
- For any n-bit 2's complement signed number ($b_{n-1}b_{n-2}b_{n-3}\dots b_2b_1b_0$), the decimal value is given by

$$\text{Value} = (-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$$

Weighted sum of bits

Resultant value

- Example: What is value of the 2's complement number $(100111)_2$?

وزن نسبی
 (1) اخر فیہ
 5 4 3 2 1 0

$$\text{Value} = -2^5 \times 1 + 7 = -25$$

$$-2^{n-1} \times 1 + 7$$

Chapter 4 31

Signed-2's Complement Arithmetic

Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

باقي نعتبر
الحملات مهمل

Subtraction:

- Form the complement of the number you are subtracting
- Follow the same rules for addition
- $A - B = A + (-B) = A + (\bar{B} + 1)$

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (+13) \quad \underline{00001101} \\
 \hline
 00010011 (+19)
 \end{array}$$

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (+13) \quad \underline{00001101} \\
 \hline
 100000111 (+7)
 \end{array}$$

Carry-out is ignored

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + 2's \text{ com} \\
 (-13) \quad \underline{11110011} \\
 \hline
 1111001 (-7)
 \end{array}$$

Carry-out is ignored


$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + 2's \text{ com} \\
 (-13) \quad \underline{11110011} \\
 \hline
 11101101 (-19)
 \end{array}$$

Carry-out is ignored

Signed 2's Complement Subtraction

Overflow Detection

- In computers, the number of bits is fixed $n+1$ زیست کوچک
- Overflow occurs if $n+1$ bits are required to contain the result from an n -bit addition or subtraction
- Unsigned number overflow is detected from the **end carry-out** when **adding two unsigned numbers**
 - Overflow is impossible for **unsigned subtraction**



کوچک زیست کوچک

unsigned
number
کوچک زیست کوچک
carry out
کوچک زیست کوچک
overflow
کوچک زیست کوچک

No overflow

Signed-number Overflow Detection

- Signed number cases with carries C_n and C_{n-1} shown for correct result signs:

$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \end{array}$	$\begin{array}{r} 0 \\ - 1 \\ \hline 0 \end{array}$	$\begin{array}{r} 1 \\ - 0 \\ \hline 1 \end{array}$	$\begin{array}{r} 1 \\ + 1 \\ \hline 0 \end{array}$	$\begin{array}{r} 0 \\ 1 \\ \hline 1 \end{array}$
<i>No</i>			<i>over</i>	


~~Δ = B, A + B - 1~~

- Signed number cases with carries shown for erroneous result signs (indicating overflow):

$\begin{array}{r} 0 \\ + 0 \\ \hline 1 \end{array}$	$\begin{array}{r} 0 \\ - 1 \\ \hline 1 \end{array}$	$\begin{array}{r} 1 \\ - 0 \\ \hline 0 \end{array}$	$\begin{array}{r} 1 \\ + 1 \\ \hline 0 \end{array}$	$\begin{array}{r} 1 \\ 0 \\ \hline 0 \end{array}$
<i>over</i>			<i>over</i>	

Arabic notes:
 carry in \rightarrow carry out
 over flow \rightarrow under flow
 over flow \rightarrow under flow

- Simplest way to implement signed overflow is: $V = C_n \oplus C_{n-1}$



Chapter 4 37

Signed-number Overflow Examples

- 8-bit signed number range between: -128 to +127

$$\begin{array}{r}
 (+70) \ 01000110 \\
 + \quad + \\
 (+80) \ \underline{01010000} \\
 \hline 10010110 (-106)
 \end{array}$$

$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$\begin{array}{r}
 (-70) \ 10111010 \\
 + \quad + \\
 (-80) \ \underline{10110000} \\
 \hline 101101010 (+106)
 \end{array}$$

$$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$$

$$\begin{array}{r}
 (+70) \ 01000110 \\
 - \quad + \\
 (-80) \ \underline{01010000} \\
 \hline 10010110 (-106)
 \end{array}$$

$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$\begin{array}{r}
 (-70) \ 10111010 \\
 - \quad + \\
 (+80) \ \underline{10110000} \\
 \hline 101101010 (+106)
 \end{array}$$

$$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$$

Overview

Circuit → combination gates - full
 Circuit → sequential → state machines
 output Q(t)

- **Part 1 - Storage Elements and Analysis**

- Introduction to sequential circuits
- Types of sequential circuits
- Storage elements
 - Latches
 - Flip-flops
- Sequential circuit analysis
 - State tables
 - State diagrams
 - Equivalent states
 - Moore and Mealy Models

input
output
System


- **Part 2 - Sequential Circuit Design**

Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2006 Pearson Education, Inc.


Chapter 5 - Part 1 3

Introduction to Sequential Circuits

- A Sequential circuit contains:
 - **Storage elements:**
 - Latches or Flip-Flops
 - **Combinational Logic:**
 - Implements a multiple-output switching function
 - Inputs are signals from the outside
 - Outputs are signals to the outside
 - Other inputs, State or Present State, are signals from storage elements
 - The remaining outputs, Next State are inputs to storage elements



Sequential Circuits




Q

Introduction to Sequential Circuits

اداينا انتلو
As a function

- Combinatorial Logic
 - **Next state function**
 $\text{Next State} = f(\text{Inputs, State})$
OR $\text{Next State} = f(\text{State})$
 - **Output function (Mealy)**
 $\text{Outputs} = g(\text{Inputs, State})$
 - **Output function (Moore)**
 $\text{Outputs} = g(\text{State})$
- Output function type depends on specification and affects the design significantly



Types of Sequential Circuits

نحوه انواع كمبيونات
circuite
Next state ذريعة انتلو
أنتلو ذريعة

- Depends on the times at which:

- storage elements observe their inputs, and
- storage elements change their state

①

Synchronous

نحوه سيناريوهات متعاقدة
system

- Behavior defined from knowledge of its signals at discrete instances of time At discrete time system \Rightarrow Update
- Storage elements observe inputs and can change state only in relation to a timing signal (*clock pulses from a clock*)
- Simple to design but slow

②

Asynchronous

* Clock Signal اسیمهال نجفی
storage element
* لیک
* بوقت معین انتلو
Update

- Behavior defined from knowledge of inputs at any instant of time and the order in *continuous time* in which inputs change
- Complex to design but fast

دایاً نبا افنتلو

As a function

- Combinatorial Logic

- **Next state function**

$$\text{Next State} = f(\text{Inputs}, \text{State})$$

$$\text{OR Next State} = f(\text{State})$$


- **Output function (Mealy)**

$$\text{Outputs} = g(\text{Inputs}, \text{State})$$

- **Output function (Moore)**

$$\text{Outputs} = g(\text{State})$$

- Output function type depends on specification and affects the design significantly



Types of Sequential Circuits

جتنی کے انوکھے
circuite

Next state کی تین طریقے کا ذکر

- Depends on the times at which:

- storage elements observe their inputs, and
 - storage elements change their state

1

Synchronous

سینکڑن بارہان فریدہ system

- Behavior defined from knowledge of its signals at discrete instances of time At discrete time system \Rightarrow update
- Storage elements observe inputs and can change state only in relation to a timing signal (*clock pulses from a clock*)
- Simple to design but slow

2

Asynchronous



- Behavior defined from knowledge of inputs at any instant of time and the order in *continuous* time in which inputs change
- Complex to design but fast



Next State
سینکڑن بعد

Clock
Clock
signal
لے تو نہ سینکڑن

ادا بدئ اكتب

combinational logic As

a function



Storage Elements

↳ Latches

↳ Flip-flops (FFs)

- Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch

- Storage elements: Latches and Flip-flops (FFs)

- Latches and FFs differ in:

Number of inputs \star input

Manner in which the inputs affect the binary state

- Latch:


- Asynchronous
FFs \rightarrow clock
Synchronous \rightarrow ~~clock~~ \rightarrow Q_1, Q_2, \dots, Q_n
- Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

Basic (NOR) SR Latch

\Rightarrow 2 NOR \rightarrow 1 SR Latch

\Rightarrow 2 NOR \rightarrow 1 SR Latch

R	S	Q	\bar{Q}	Comment
0	0	Q	\bar{Q}	Hold, no change
0	1	1	0	Set
1	0	0	1	Reset
1	1	0	0	Not allowed



- Time sequence behavior:


- $S = 1, R = 1$ is forbidden as input pattern

No change
also تغير
أيّه

Time

R	S	Q	\bar{Q}	Comment
0	0	?	?	Stored state unknown
0	1	1	0	"Set" Q to 1
0	0	1	0	Now Q "remembers" 1
1	0	0	1	"Reset" Q to 0
0	0	0	1	Now Q "remembers" 0
1	1	0	0	Both go low! Not allowed
0	0	?	?	Unstable!

Value
Change
One



(3)



R	S	Q	\bar{Q}	
0	0	0	1	Hold No change
0	1	1	0	Set
1	0	0	1	Reset
1	1	0	0	not allowed \Rightarrow 11 $\overset{\text{input fix}}{\underset{\text{جواب خطا}}{\text{is not allowed}}}$
<u>RS</u>		(1)		
<u>0 0</u>		0 NOR $\bar{Q} \Rightarrow \bar{Q}$ inverter $\underline{\bar{Q}}$		
<u> </u>		(2)		
<u> </u>		0 NOR Q $\Rightarrow Q$ inverter \underline{Q}		

Hold $\overset{\text{always 0 or 1}}{\text{always 0 or 1}}$
No change

(1)

R	S	0	NOR \bar{Q} $\Rightarrow \bar{Q}$ inverter $\underline{\bar{Q}}$
0	1	1	$\overset{\text{zero zero}}{\text{zero zero}}$ (1)

Set $\overset{\text{1}}{\text{1}}$ NOR Q $\Rightarrow 1$ inverter $\underline{1}$ $\overset{\text{zero}}{\text{zero}}$




مُطابق لـ "اعداً"


R S Q \bar{Q}
 $0 \ 1$ 1 0 \Rightarrow Set

1 0 0 1 \Rightarrow Reset

0 0 Q \bar{Q} \Rightarrow
 مُتعارض
 مُنْكَلِّهٌ مُنْهَبٌ
 تَابِعٌ



Timing Waveform of NOR SR Latch




Basic (NAND) $\bar{S}\bar{R}$ Latch

*active low latch
 $\bar{S}\bar{R}$ Latch*


- Cross-coupling two NAND gates
- Active low inputs

\bar{R}	\bar{S}	Q	\bar{Q}	Comment
0	0	1	1	Not allowed
0	1	0	1	Reset
1	0	1	0	Set
1	1	Q	\bar{Q}	Hold, no change



Time	\bar{R}	\bar{S}	Q	\bar{Q}	Comment
1	1	?	?	?	Stored state unknown
1	0	1	1	0	"Set" Q to 1
1	1	1	0	1	Now Q "remembers" 1
0	1	0	1	0	"Reset" Q to 0
1	1	0	1	0	Now Q "remembers" 0
0	0	1	1	0	Both go high
1	1	?	?	?	Unstable!

(16)



$$\text{set} \rightarrow \begin{smallmatrix} 1 & 1 \\ 1 & 0 \end{smallmatrix}$$

$$\begin{array}{cc} \bar{S} & \bar{R} \\ 1 & 0 \end{array} \quad \begin{array}{l} 1 \text{ NAND } \bar{Q} = \bar{Q} \text{ inverter } Q \\ 0 \text{ NAND } Q = 0 \text{ inver } \frac{1}{Q} \end{array}$$

$$\begin{array}{cc} \bar{S} & \bar{R} \\ 1 & 0 \end{array} \quad \begin{array}{cc} Q & \bar{Q} \\ 0 & 1 \end{array} \quad \text{Reset}$$

$$\begin{array}{cc} \bar{S} & \bar{R} \\ 0 & 1 \end{array} \quad \begin{array}{l} 0 \text{ Nand } \bar{Q} = 0 \text{ inver } 1 \\ 1 \text{ Nand } Q = 1 \text{ inver } 0 \end{array}$$

$$\begin{array}{cc} \bar{S} & \bar{R} \\ 0 & 1 \end{array} \quad \begin{array}{cc} Q & \bar{Q} \\ 1 & 0 \end{array} \quad \text{set}$$

$$\boxed{\begin{array}{cc} \bar{S} & \bar{R} \\ 1 & 0 \end{array} \quad \begin{array}{cc} Q & \bar{Q} \\ 0 & 1 \end{array} \quad \text{Reset}} \\ \boxed{\begin{array}{cc} \bar{S} & \bar{R} \\ 0 & 1 \end{array} \quad \begin{array}{cc} Q & \bar{Q} \\ 1 & 0 \end{array} \quad \text{set}}$$

$\bar{S} \bar{R}$
1 1

1 Nand $\bar{Q} = \bar{S}$ invert Q

1 Nand $Q = Q$ invert \bar{Q}

$\bar{S} \bar{R} Q \bar{Q}$
1 1 Q \bar{Q}

Hold No change

$\bar{S} \bar{R}$
 $\underline{00}$ Not allowed

NOR الفرق بين

NAND

Latch

NOR

00

Hold

11

Not allowed

NAND

00

Not allowed

11

No change

الحالات
00
01
10
11
unstable


Negative edge positive pulse until next

inverter C will be

Clocked SR Latch (Pulse-triggered Latch)


- The operation of the basic NOR and basic NAND latches can be modified by providing a control input (C) that determines when the state of the latch can be changed.
- Adding two AND gates to basic SR latch OR
- Adding two NAND gates to SR basic latch

C	R	S	Q	\bar{Q}	Comment
0	x	x	Q	\bar{Q}	Hold, no change
1	0	0	Q	\bar{Q}	Hold, no change
1	0	1	1	0	Set
1	1	0	0	1	Reset
1	1	1			Not allowed



- Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high
- C means "control" or "clock"


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.



Chapter 5 - Part 1 11

Clocked SR Latch (continued)


- The Clocked SR Latch can be described by a table:



$C = 1$	Q(t)	S	R	Q(t+1)	Comment
	0	0	0	0	No change
	0	0	1	0	Clear Q (Reset)
	0	1	0	1	Set Q
	0	1	1	???	Indeterminate
	1	0	0	1	No change
	1	0	1	0	Clear Q
	1	1	0	1	Set Q
	1	1	1	???	Indeterminate

- The table describes what happens after the clock [at time (t+1)] based on:



- current inputs (S,R) and
- current state Q(t)



Chapter 5 - Part 1 12

⑪

Clocked SR latch




C	RS	Q	\bar{Q}	
0	x x	Q	\bar{Q}	\Rightarrow Hold \Leftarrow
1	0 0	Q	\bar{Q}	\Rightarrow Hold
1	0 1	1 0		\Rightarrow set
1	1 0	0 1		\Rightarrow Reset
1	1 1	-		\Rightarrow Not allowed

D Latch


- Adding an inverter to the S-R Latch, gives the D Latch:
- Note that there are no "indeterminate" states!

C	D	Q	\bar{Q}	Comment
0	x	Q	\bar{Q}	Hold, no change
1	0	0	1	Reset
1	1	1	0	Set

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.




The graphic symbol for a D Latch is:




two input
positive pulse

Chapter 5 - Part 1 13


Variations of Clocked SR and D Latches




+ve pulse-triggered SR latch
 $C = 0 \rightarrow$ Hold
 $C = 1 \rightarrow$ Change



-ve pulse-triggered SR latch
 $C = 0 \rightarrow$ Change
 $C = 1 \rightarrow$ Hold



+ve pulse-triggered D latch



-ve pulse-triggered D latch

Flip-Flops

storage element
edge triggered
1 bit = 3 1


- ① **Master-slave flip-flop**
- ② **Edge-triggered flip-flop**
- Standard symbols for storage elements
- Direct inputs to flip-flops

+ storage element

+ 1 bit \leftrightarrow 0 or 1

+ previous value is 0
current value \rightarrow 1


SR Master-Slave



- Out of 2 cases:
- (1) $C=1 \leftarrow$ Jitter
 $C=0 \Rightarrow$ Hold Q₁
- Master
- (2) $C=0 \leftarrow$ Jitter
 $C=1 \Rightarrow$ Hold Q₂
- slave

16

■ Standard symbols &




Falling edge ↓


-Ve edge

~~Rising edge~~

Clock
(C)



Timing diagram for SR Master-Slave Flip-Flop



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 5 - Part 1 17

Master-Slave Flip-Flop Problem

S, R change during C = 1 +ve pulse master out

- S and/or R are permitted to change while C = 1

- Chances of 0s or 1s catching



عینکی S → 0s catching

عینکی R → 0s catching


*wrong output
should have been 0*

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 5 - Part 1 18

* دينار 2) $C=0$ افقي

Slave



$S = 1$ $R = 0$

Reset

$$Y = 0 \\ Q = 0$$

$Y = 0$

$Q = 0$

* $C = 1$ دينار 3) $S = 1$ $R = 0$

دینار 3) $C = 1$ $S = 1$ $R = 0$

Master

$S = 1$ $R = 0$
set



$Q \Rightarrow Hold$



$Q = 1$

$C = 0$

Slave

active


Master
Hold



$C = 1$


Master
active

slave
Hold



Reset


(1)



Positive-Edge Triggered D Flip-Flop

- Formed by adding inverter to clock input

2 inverter \rightarrow $\overline{P_{in}} \rightarrow P_{out}$




- Q changes to the value on D applied at the positive clock edge**
- Our choice as the standard flip-flop for most sequential circuits

Standard Symbols for Storage Elements


FF \rightarrow Latch \downarrow \rightarrow \downarrow \rightarrow \downarrow

- Latches:





- Master-Slave:

Postponed output indicators




- Edge-Triggered:
Dynamic indicator





JK flip-flop


SR Latch
SR Latch



SR Latch
SR Latch

Master slave D.FF

(21)



$C = 1$
Master
Set

$D = 1$
 $y = 1$

$C = 1$
Master
Set

$-ve$ edge

$C = 0$
Slave
Set

$C = 0$
Slave
Set

$(Hold)$
 (y)



للحظة
 $-ve$ edge


للحظة
 $\overline{Q} \rightarrow D$ بارز

(22)

Positive-Edge Triggered D Flip-flop

- Formed by adding inverter to clock input

Q Invertor \rightarrow $\overline{Q} = \overline{Q}$




- Q changes to the value on D applied at the positive clock edge

- Our choice as the standard flip-flop for most sequential circuits

Standard Symbols for Storage Elements


- Latches:



(a) Latches


- Master-Slave:

Postponed output indicators




(b) Master-Slave Flip-Flops

- Edge-Triggered:
Dynamic indicator




Chapter 5 - Part 1 24


Positive-Edge Triggered D Flip-Flop




(1) NOR SR Latch




NAND
(2) SR Latch




D Latch
1 input +ve pulse
 $C = 1$



D Latch
-ve pulse
 $C = 0$






Clocked SR Latch



Latch المفهوم



Master slave SR FF

(catching) 1's to 0's case is



Catching 0's \rightarrow 1's case

DFF or Edge \nearrow +Pole
 \searrow - Negate



Direct Inputs

حالات
clock


- At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation

- This initialization is often done outside of the clocked behavior of the circuit, i.e., asynchronously

- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization

- For the example flip-flop shown

- 0 applied to R resets the flip-flop to the 0 state
- 0 applied to S sets the flip-flop to the 1 state




Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 5 - Part 1 25

Direct inputs


- D flip-flop with active-low direct inputs :



- Active high direct inputs:



Timing diagram of A SR Master-Slave Flip-Flop



27


Catching 1's and 0's طبقاً لـ القيمة المدخلية
 $S R \rightarrow Q\bar{Q}$ لـ الـ *
 edge *

live edge *

5-4 Sequential Circuit Analysis

- Consider the following circuit:

- What does it do?
- How do the outputs change when an input arrives?




29

جات، FF في المتغيرات (sequential circuit) اعرف الفرق بين

Sequential Circuit Model


- General Model



- Current or Present State at time (t) is stored in an array of flip-flops.
- Next State is a Boolean function of State and Inputs.
- Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).



30


Scanned by CamScanner





Previous Example (from Fig. 5-15)

- 1. Input: X
- 2. Output: Y
- 3. State: $(A(t), B(t))$
- 4. Example: $(AB) = (01), (10)$
- 5. Next State:
 $(D_A(t), D_B(t))$
 $= (A(t+1), B(t+1))$



31

Steps for Analyzing a Sequential Circuit

1. Find the input equations (D_A, D_B) to the flip-flops (next state equations) and the output equation. [Dependency] in put eq out put
2. Derive the State Table (describes the behavior of a sequential circuit).
3. Draw the State Diagram (graphical description of the behavior of the sequential circuit).
4. Simulation

32


Previous Example (from Fig. 5-15)

- ① Input: X
- ② Output: Y
- ③ State: Current state $(A(t), B(t))$
- Example: $(AB) = (01), (10)$
- ④ Next State:

 - $D_A(t), D_B(t)$
 - $= (A(t+1), B(t+1))$
 - ↓
Next

⑤ Is this a Moore or Mealy machine?

+ $\begin{array}{c} \text{out} \\ \text{out} \\ \text{out} \end{array}$ $\begin{array}{c} \text{in} \\ \text{in} \\ \text{in} \end{array}$



31

Steps for Analyzing a Sequential Circuit

1. Find the input equations (D_A, D_B) to the flip-flops (next state equations) and the output equation. أول خطوة
eq
in put
out put
[Doden eq]
2. Derive the State Table (describes the behavior of a sequential circuit).
3. Draw the State Diagram (graphical description of the behavior of the sequential circuit).
4. Simulation

32

Step 1: Input and output equations

- Boolean equations for the inputs to the flip flops:

$$A(t+1) = D_A = AX + BX$$

$$D_B = \bar{A}X$$

- Output Y


$$Y = \bar{X}(A + B)$$

Mealy FF uses LK

- Also can be written as

- $A(t+1) = D_A = A(t)X + B(t)X$
- $B(t+1) = D_B = \bar{A}(t)X$
- $Y = \bar{X}(A(t) + B(t))$

$$D_A \rightarrow A(t+1)$$



33

Step 2: State Table

- The state table: shows what the *next state* and the *output* will be as a function of the *present state* and the *input*:

Inputs of the combinational circuit Outputs of the table

Present State	Input	Next State	Output
A 00	B 00	X 00	
A 00	B 00	D _A D _B	Y

eq. JLP is
useful if
comes



- The State Table can be considered a truth table defining the combinational circuits:

- the inputs are *Present State* and *Input*,
- and the outputs are *Next State* and *Output*

34

State Table For The Example

- For the example:

$$A(t+1) = A(t) X + B(t) X$$

$$B(t+1) = A'(t) X$$

$$Y(t) = X' (B(t) + A(t))$$

Inputs of the table Outputs of the table

Present State	Input	Next State	Output
$A(t)$ $B(t)$	X	$A(t+1)$ $B(t+1)$	Y
0 0	0	0 0	0
0 0	1	0 1	0
0 1	0	0 0	1
0 1	1	1 1	0
1 0	0	0 0	1
1 0	1	1 0	0
1 1	0	0 0	1
1 1	1	1 0	0

35

Alternate State Table

جایزه مطالعه
ذین این فرست
Rows

- The previous (1-dimensional table) can become quite lengthy with 2^{m+n} rows (m =no. of flip-flops; n =no. of inputs)
- Alternatively, a 2-dimensional table has the present state in the left column and inputs across the top row
 - $A(t+1) = A(t) X + B(t) X$
 - $B(t+1) = A'(t) X$
 - $Y = X' (B(t) + A(t))$

2D


Present State Next State Output

Present State	Next State		Output	
	X = 0	X = 1	X=0	X=1
$A(t)$ $B(t)$	$A(t+1)$ $B(t+1)$	$A(t+1)$ $B(t+1)$	Y	Y
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

Current state

36


- The sequential circuit function can be represented in graphical form as a state diagram with the following components:
 - A circle with the state name in it for each state
 - A directed arc from the Present State to the Next State for each state transition
 - A label on each directed arc with the Input values which causes the state transition, and
 - A label:
 - In each circle with the output value produced, or
 - On each directed arc with the output value produced.



37

State Diagram Convention


Moore Machine:



Example:

Moore type output depends
only on state


Mealy Machine:



Mealy type output depends
on state and input

38

- Graphical representation of the state table:



Step 4: Simulation


①
 input
 x, y
 output
 z
 state A
 Next stat D_A

②
 input + output eq
 input equation
 $D_A = (x \oplus y) \oplus A$
 output equation
 $z = A$
 Output function for state
 just :: Moore

$$0 \oplus 0 = 0 \quad \text{zero bit} \rightarrow$$

$$0 \oplus 1 = 1 \quad 1 \text{ bit}$$

present state A	input x y	Next state D_A	output z
0	0 0	0	0
0	0 1	1	0
0	1 0	0	0
0	1 1	1	0
1	0 0	0	1
1	0 1	1	1
1	1 0	0	1
1	1 1	1	1



Moore output
مخرج مور

input x
output y
state
 A
 B

Next state

D_A
 D_B

$y \Rightarrow$ ~~as $\bar{A}B$~~
 $x \oplus B$
Mealy

input + output equation

input equation

$$D_A = (x \cdot \bar{A}) \oplus B$$

$$D_B = A \oplus B$$

~~$y = D_B \oplus D_A \bar{x}$~~

$$y = \bar{B} \cdot \bar{A} \cdot \bar{x}$$

$$\begin{aligned} y_s &= \bar{B} \oplus \bar{A} + \bar{x} \\ &= \bar{B} + \bar{A} + \bar{x} \end{aligned}$$

$$y_s = B + A + x$$


output
1 cell

present
state input Next state output

A	B	X	D _A	D _B	Y
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	1	1	1
0	1	1	1	1	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	1	0	0	1

input / out put view

state
A B
0 0
0 1
1 0
1 1



اها اذ اما من عکس
دستی رسم شده است

uu

Example4


- Derive the state table and state diagram for the sequential circuit:

Input
x
Output
y

State
 $Q_A Q_B$

~~Input equation~~

\bar{Q}_A	$X \cdot \bar{Q}_A$
\bar{Q}_B	$\bar{X} + Q_A$
$\bar{Q}_A \bar{Q}_B$	$\bar{Q}_B \cdot \bar{Q}_A$
Q_B	$Q_B + \bar{Q}_A$



equation output
 $X + (Q_A \cdot Q_B)$

45


Example4 Cont.

SR FF \Rightarrow $\begin{cases} 0 & 1 \\ 1 & 0 \end{cases}$ \downarrow

- State Table

Present State $Q_A Q_B$	Input X	$S_A R_A$	$S_B R_B$	Next State $Q_A(t+1) Q_B(t+1)$	Output Y
00	0	01	01	reset 00	0
00	1	10	01	set 10	1
01	0	01	01	reset 00	0
01	1	10	01	set 10	1
10	0	01	10	01	1
10	1	01	10	01	1
11	0	01	01	reset 00	0
11	1	01	01	00	1

- State Diagram:




Q_A	Q_B
0	0
0	1
1	0
1	1

0/0, 1/1

46

5-5 Sequential Circuit Design



- Component Forms of Specification
 - • Written description
 - Mathematical description
 - Hardware description language
 - Tabular description
 - Equation description
 - Diagram describing operation (not just structure)

57

state مکان

Formulation: Finding a State Diagram


- In specifying a circuit, we use states to remember meaningful properties of past input sequences that are essential to predicting future output values.
- As an example, a sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurrence.
- Next, the state diagram, will be converted to a state table from which the circuit will be designed.

→ sequence
recog nizer →

input
out

58


Sequence Detector Example: 1101



59

Step2: Finding A State Diagram

- Define states for the sequence to be recognized:
 - assuming it starts with first symbol $X=1$,
 - continues through the right sequence to be recognized, and
 - uses output 1 to mean the full sequence has occurred,
 - with output 0 otherwise.
- Starting in the initial state (named " S_0 "):
 - Add a state that the first "1."
 - State " S_0 " is the initial state, and state " S_1 " is the state which represents the fact that the "first" one in the input subsequence has occurred. The first "1" occurred while being in state S_0 during the clock edge.




الفعية الاولى اى من
 S_0 معنها
 اذى دخلت عددة اى من
 S_1 معنها
 اذى دخلت عددة اى من

60

Finding a State Diagram(cont.)


- Assume that the 2nd 1 arrives of the sequence 1101: needs to be remembered; add a state S_2




- Next, a "0" arrives: part of the sequence 1101 that needs to be remembered; add state S_3
- The next input is "1" which is part of the right sequence 1101; now output $Z=1$

61

Completing The State Diagram



- Where does the final arrow go to:
 - The final 1 of the sequence 1101 can be the beginning of another sequence; thus the arrow should go to state S_1



إذا دخل ٢ لازم اخذ شو في
وإذا دخل ٣ موهازم اخذ نف

١١٥١ + لاف المحت وصبر صبر
أول ١

S_1
إذا دخل عليهها
zero
 $S_0 \neq S_1$
لا يشعر صبر صبر
١١٥١
(١)

إذا اخذ (١) لا ز
روح على
جبيه

S_2
لا ز
أشعرها لا يشعر
 $S_1 \neq S_2$
١١٥٩

S_2
 $x=1$
بر جعل
 $S_2 \neq S_3$
لا يشعر
راج عزون
 $S_3 \neq S_2$
لعن

S_3
 $x=1/z=1$
بروح
عجل
 $S_1 \neq S_3$
لا يشعر
١١٥(١)
عكن يكون بداية
overlap $S_3 \neq S_1$

Present State الحالة الحالية	input X	Next State الحالة接下來	Z
A B 00	0	S ₀ 00	0
00	1	S ₀ 01	0
S ₁ 01	0	S ₀ 00	0
S ₁ 01	1	S ₁ 01	0
S ₂ 10	0	S ₃ 11	0
S ₂ 10	1	S ₂ 10	0
S ₃ 11	0	S ₀ 00	0
S ₃ 11	1	S ₁ 01	1

4 state لـ 3 bit

با ترتیب کد بینری
منتهی خواهد

$\frac{2}{=} \leftarrow \text{bit} \rightarrow$ state encoding (Counting order) \rightarrow مکانیزم

$$S_0 = 00$$

$$S_1 = 01$$


$$S_2 = 10$$

$$S_3 = 11$$

00 سویلوبس و گلوبس state چهارمین درج
نکته
Next stat و present stat

State Assignment

- Right now States have names such as S_0, S_1, S_2 and S_3
- In actuality these state need to be represented by the outputs of the flip-flops.



- We need to assign each state to a certain output combination AB of the flip-flops:
 - e.g. State $S_0=00, S_1=01, S_2=10, S_3=11$
 - Other combinations are possible: $S_0=00, S_1=10, S_2=11, S_3=01$

65

Popular State Assignments

States افاسن ریت

- 1. Counting order assignment:
 - 00, 01, 10, 11
- 2. Gray code assignment:
 - 00, 01, 11, 10
- 3. One-hot state assignment
 - 0001, 0010, 0100, 1000
- Does state assignment make a difference in cost?

$$\begin{array}{l} S_0 \rightarrow 00 \\ S_1 \rightarrow 01 \\ \vdots \\ S_3 \rightarrow 11 \end{array}$$

الفرقة
أي مقلوب أول
بعد (1)

4

2
FF

وآخر بعده (1)
zero وآخر

لعنون
بعد ي
4
FF

order

DA

A	B	X	Z
0	0	0	0
1	0	1	1
0	1	0	0

$$D_A = \bar{A}\bar{B}X + A\bar{B}$$

$G = 2^2 \times 2^2 \times 1$
 $G = 4$

DB

A	B	X	Z
0	0	0	0
1	0	1	1
0	1	0	0

$$D_B = \bar{A}\bar{B}X + A\bar{B}\bar{X} + A\bar{B}X$$


$G = 12$

Z

0	0	0	0
0	0	1	0

$$Z = AB \times$$

$$G = 3$$










69

Solution

unused zeros

uni

- Asynchronously change the state to "011"



5-6 Other Flip-Flop Types

75


J-K and T flip-flops

- Behavior
- Implementation
- Basic descriptors for understanding and using different flip-flop types
 - Characteristic tables
 - Defines the next state as a function of the present state and input
 - Characteristic equations
 - Excitation tables

+ve pulse
Unused state




Set Hold

000, 110, 111






Set

Reset



Reset



F (stage 2)
Set


75

J-K Flip-flop

0 0	Hold
0 1	Reset
1 0	Set
1 1	Toggle Q̄

- Behavior of JK flip-flop:

- Same as S-R flip-flop with J analogous to S and K analogous to R
- Except that $J = K = 1$ is allowed, and
- For $J = K = 1$, the flip-flop changes to the *opposite state* (toggle)



J	K	Q(t+1)
0	0	$Q(t)$ no change
0	1	0 reset
1	0	1 set
1	1	$Q(t)$ toggle

- Behavior described by the characteristic table (function table):

Design of an edge-triggered J-K Flip-Flop


State table of a JK FF:

Present state Q	Inputs J K		Next state $Q(t+1)$
	(D _A)		
0	0	0	0 hold
0	0	1	0 reset
0	1	0	1 set
0	1	1	1 toggle
1	0	0	1 hold
1	0	1	0 reset
1	1	0	1 set
1	1	1	0 toggle

$Q(t+1) = D_A$		J
Q	Q(t)	J
0	0	1 1
1	0	0 1

$$Q(t+1) = D_A = JQ' + \bar{K}'Q$$

Called the characteristic equation




T Flip-Flop

- Behavior described by its characteristic table:
 - Has a single input T
 - For $T = 0$, no change to state
 - For $T = 1$, changes to opposite state
- Same as a J-K flip-flop with $J = K = T$

T	$Q(t+1)$
0	$Q(t)$ no change
1	$\overline{Q(t)}$ complement

Characteristic equation:

$$\begin{aligned} Q(t+1) &= T'Q(t) + TQ'(t) \\ &= T \oplus Q(t) \end{aligned}$$



T Flip-Flop Excitation Table

$Q(t+1)$	T	Operation
$Q(t)$	0	<u>No change</u> <small>Hold</small>
$\bar{Q}(t)$	1	<u>Complement</u> <small>Toggle</small>

- For analysis
 - *Characteristic equation* - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.
- For design
 - *Excitation table* - defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

D Flip-Flop Descriptors

- Characteristic Table

D desir

D	Q(t+1)	Operation
0	0	<u>Reset</u>
1	1	<u>Set</u>

- Characteristic Equation

$$\boxed{Q(t+1) = D}$$

- Excitation Table

Q(t + 1)	D	Operation
0	0	Reset
1	1	Set

- Characteristic Table

S	R	$Q(t+1)$	Operation
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined

- Characteristic Equation

$$Q(t+1) = S + \bar{R} Q, S \cdot R = 0$$


- Excitation Table

$Q(t)$	$Q(t+1)$	S	R	Operation
0	0	0	X	No change
0	1	1	0	Set
1	0	0	1	Reset
1	1	X	0	No change


85

Flip-flop Behavior Example

- Use the characteristic tables to find the output waveforms for the flip-flops shown:



86



Exercise: Find State Diagram

