


Logic

عصرا احمد العجوة



Esraa Ahmad AL-Ajou

Computer Engineering

5] Binary Variables




Binary variables
 logical operators



بشكل لا ينفصل

6] Binary Variable



7

logical operation

And

OR

Not

مستوية
الكهر

(\cdot)

($+$)


(\sim)

($'$)

($-$)

8


$$z = x + y = x \vee y \quad (\text{OR})$$



$$z = x \cdot y = x \wedge y \quad (\text{and})$$


$z=1$ only if $x=1$ and $y=1$

12



And

لازم الاثنين
لنفسه




OR

لازم واحد

في الحمل مسير

Gate Delay

- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously
- The delay between an input change(s) and the resulting output change is the *gate delay* denoted by t_G :



Logic Gates: Inputs and Outputs

■ NOT (inverter)


لازمًا واحد فقط مدخل
مخرج

- Always one input and one output

■ AND and OR gates


واحد أو أكثر

- Always one output
- Two or more inputs



* إذا بس واحد واحد فقط
كل واحد من (1) يعطي (1)
* إذا كلهم (0) يعطي (0)

$$X = A + B + C + D + E$$



* إذا بس واحد واحد
أحدهم (0) يعطي (0)
إذا كان كلهم (1)
يعطي (1)

الاجولويات

Boolean Algebra

■ An algebra dealing with binary variables and logic operations

- Variables are designated by letters of the alphabet
- Basic logic operations: AND, OR, and NOT

■ A **Boolean expression** is an algebraic expression formed by using **binary variables, constants 0 and 1, the logic operation symbols, and parentheses**

- E.g.: $X, 1, A + B + C, (A + B)(C + D) \rightarrow$ Boolean expression

■ A **Boolean function** consists of a binary variable identifying the function followed by equals sign and a Boolean expression


- E.g.: $F = A + B + C, L(D, X, A) = DX + \bar{A} \rightarrow$ Boolean function

Fun
mei

Logic Diagrams and Expressions

الأولويات
Not
And
OR

1. Equation: $F = X + \overline{Y}Z$



$2^3 = 8$

2. Logic Diagram:

3. Truth Table:

input output $X + \overline{Y}Z$

X	Y	Z	Output
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

OR → إذا كان X أو Z واحد فقط $\rightarrow 1$
 AND → إذا كان $\overline{Y} \times Z$
 $0 \ 1 \rightarrow 1$


الباقى زال يطرح معي 0 سين $\overline{Y}Z$

$X + 0$
 إذا كانت \downarrow
 $1 + 0$
 1

Example

- Draw the logic diagram and the truth table of the following Boolean function: $F(W, X, Y) = XY + W\bar{Y}$

- Logic Diagram:



- Truth Table:


	W	X	Y	F
	0	0	0	0
	0	0	1	0
	0	1	0	0
xy	0	1	1	1
$w\bar{y}$	1	0	0	1
	1	0	1	0
$w\bar{y}$	1	1	0	1
xy	1	1	1	1

$1 \leftarrow w\bar{y}$
 $1 \leftarrow xy$
 11
 \leftarrow $w\bar{y}$ يعطي 1 الثاني يعطيه
 بسه الاجواب (1) لانو سنعم
 \leftarrow xy يعطي 1 الثاني يعطيه
 بسه الاجواب (1) لانو سنعم

- This example represents a **Single Output Function**

- Draw the logic diagram and the truth table of the following Boolean functions: $F(W, X) = \bar{W}\bar{X} + W$, $G(W, X) = W + \bar{X}$

- Logic Diagram:




- Truth Table:

W	X	F	G
0	0	1	1
0	1	0	0
1	0	1	1
1	1	1	1

$\bar{W}\bar{X} + W$
 يعطي 1 اذا
 الاثنين zero

$W + \bar{X}$
 يعطي 1 اذا
 كان 1 او 0

- Given the following logic diagram, write the corresponding Boolean equation:



- Logic circuits of this type are called combinational logic circuits since the variables are combined by logical operations

Basic Identities of Boolean Algebra

على اقل من 100 كلمة
في 10 جملات ثابتة
بمساعدة
تسليط و التفسير

1. $X + 0 = X$	2. $X \cdot 1 = X$	Existence of 0 and 1
3. $X + 1 = 1$	4. $X \cdot 0 = 0$	
5. $X + X = X$ <small>0+0=0 1+1=1</small>	6. $X \cdot X = X$ <small>0*0=0 1*1=1</small>	Idempotence
7. $X + \bar{X} = 1$ <small>0+1=1 1+0=1</small>	8. $X \cdot \bar{X} = 0$ <small>0*1=0 1*0=0</small>	Existence of complement
9. $\bar{\bar{X}} = X$ <small>x=0 $\bar{x}=1$ $\bar{\bar{x}}=0$</small>		Involution
10. $X + Y = Y + X$ <small>ترتيب ما يفرق</small>	11. $XY = YX$ <small>ترتيب ما يفرق</small>	Commutative Laws
12. $(X + Y) + Z = X + (Y + Z)$	13. $(XY)Z = X(YZ)$	Associative Laws
14. $X(Y + Z) = XY + XZ$ <small>توزيع</small>	15. $\bar{X} + \bar{Y}\bar{Z} = (X + Y)(X + Z)$ <small>توزيع</small>	Distributive Laws
16. $\overline{X + Y} = \bar{X} \cdot \bar{Y}$ <small>Demoregans law</small>	17. $\overline{X \cdot Y} = \bar{X} + \bar{Y}$	DeMorgan's Laws

$x + 0 = x$
 $0 + 0 = 0$
 $0 + 1 = 1$
 $1 + 0 = 1$
 $1 + 1 = 1$

$x \cdot 0 = 0$
 $0 \cdot 0 = 0$
 $0 \cdot 1 = 0$
 $1 \cdot 0 = 0$
 $1 \cdot 1 = 1$

$x \cdot y \cdot z = z \cdot y \cdot x$
 $x \cdot (y + z) = xy + xz$
 $(x + y)(x + z) = x + yz$
 $x \cdot x + (x \cdot z + y \cdot x) + y \cdot z = x + yz$
 $x + x(z + y) + (y \cdot z)$
 $x(1 + z + y) + y \cdot z = x + yz$

Some Properties of Identities & the Algebra (Continued)

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself
- Examples:
 - $F = (A + \bar{C}) \cdot B + 0$
 - $Dual F = ((A \cdot \bar{C}) + B) \cdot 1$
 - $G = XY + (\bar{W} + \bar{Z})$
 - $Dual G = (X+Y) \cdot (\bar{W}\bar{Z}) = (X+Y) \cdot (\bar{W} + \bar{Z})$
 - $H = AB + AC + BC$
 - $Dual H = (A+B) \cdot (A+C) \cdot (B+C)$
- Are any of these functions self-dual?

• Yes, H is self-dual

إذا اطلع نفس
function على نفسه

Some Properties of Identities & the Algebra (Continued)

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself

- Examples:

- $F = (A + \bar{C}) \cdot B + 0$

- $Dual F = (A \cdot \bar{C}) + B \cdot 1 = A \cdot \bar{C} + B$ (Not Accurate) → لا تصح

- $Dual F = ((A \cdot \bar{C}) + B) \cdot 1 = A \cdot \bar{C} + B$ (Accurate)

- $G = XY + (\bar{W} + \bar{Z})$

- $Dual G = (X + Y) \cdot \overline{WZ} = (X + Y) \cdot (\bar{W} + \bar{Z})$

- $H = AB + AC + BC$

- $Dual H = (A + B)(A + C)(B + C) = (A + BC)(B + C)$
 $= AB + AC + BC$

- Are any of these functions self-dual?

Boolean Operator Precedence

■ The order of evaluation in a Boolean expression is:

1. Parentheses
2. NOT
3. AND
4. OR

اوليات مع

■ Consequence: Parentheses appear around OR expressions

■ Examples:


$F = A(B + C)(C + \bar{D})$

Not و استناد
طالع الحامض

$F = \bar{A}B = \bar{A}B$

$F = \bar{A}B + C$

$F = A(B + C)$



Useful Boolean Theorems

$$\textcircled{6} x \cdot (\bar{x} + y)$$

$$(x \cdot \bar{x}) + (x \cdot y)$$

$$0 + x \cdot y = x \cdot y$$

$$A + \bar{A}(BC) = A + BC$$

Theorem	Dual	Name
$\textcircled{1} x \cdot y + \bar{x} \cdot y = y$	$\textcircled{2} (x + y)(\bar{x} + y) = y$	Minimization
$\textcircled{3} x + x \cdot y = x$	$\textcircled{4} x \cdot (x + y) = x$	Absorption
$\textcircled{5} x + \bar{x} \cdot y = x + y$	$\textcircled{6} x \cdot (\bar{x} + y) = x \cdot y$	Simplification
$x \cdot y + \bar{x} \cdot z + y \cdot z = x \cdot y + \bar{x} \cdot z$		Consensus
$(x + y)(\bar{x} + z)(y + z) = (x + y)(\bar{x} + z)$		

$$\textcircled{4} x \cdot (x + y)$$

$$(x \cdot x) + (x \cdot y)$$

$$x + (x \cdot y)$$

$$x(1 + y)$$

$$x$$

$$\textcircled{5} \bar{x} + \bar{x} \cdot y = \bar{x} + y$$

$$(\bar{x} + \bar{x})(\bar{x} + y)$$

$$1(\bar{x} + y)$$

$$(\bar{x} + y) = (\bar{x} + y)$$

$$x + yz = (x + y)(x + z)$$

$$a + bc = (a + b)(a + c)$$

Variable + Variable (متغير + متغير)
 = Variable (متغير)

Example 1: Boolean Algebraic Proof

② $A + A \cdot B = A$ (Absorption Theorem)

$A(1+B)$
 $= A \cdot 1$
 $= A$

$A \cdot 1 + A \cdot B$	$X = X \cdot 1$
$A \cdot 1$	$1 + X = 1$
A	X

- Our primary reason for doing proofs is to learn:
 - Careful and efficient use of the identities and theorems of Boolean algebra
 - How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

Example 2: Boolean Algebraic Proofs

is consensus theorem

$$AB + \bar{A}C + BC = AB + \bar{A}C \quad (\text{Consensus Theorem})$$

Proof Steps	Justification (identity or theorem)
$AB + \bar{A}C + BC$	
$= AB + \bar{A}C + \mathbf{1} \cdot BC$	$1 \cdot X = X$
$= AB + \bar{A}C + (A + \bar{A}) \cdot BC$	$X + \bar{X} = 1$
$= AB + \bar{A}C + ABC + \bar{A}BC$	<i>Distributive Law</i>
$= AB + ABC + \bar{A}C + \bar{A}BC$	<i>Commutative Law</i>
$= AB \cdot 1 + AB \cdot C + \bar{A}C \cdot 1 + \bar{A}C \cdot B$	$X \cdot 1 = X$ and <i>Commutative Law</i>
$= AB(1 + C) + \bar{A}C(1 + B)$	<i>Distributive Law</i>
$= AB \cdot 1 + \bar{A}C \cdot 1$	$1 + X = 1$
$= AB + \bar{A}C$	$X \cdot 1 = X$

Proof of Simplification

5. $A + \bar{A}.B = A + B$ (Simplification Theorem)

$A + \bar{A}.B$	
$= (A + \bar{A})(A + B)$	<i>Distributive law</i>
$= (A + B)$	<i>Factorisation (Distributive Law)</i>
	$X + \bar{X} = 1$

6. $A.(\bar{A} + B) = AB$ (Simplification Theorem)

$A.(\bar{A} + B)$	
$= (A.\bar{A}) + (A.B)$	<i>Distributive Law</i>
$= 0 + AB$	$X.\bar{X} = 0$
$= AB$	$X + 0 = X$

Proof of Minimization

① $A.B + \bar{A}.B = B$ (Minimization Theorem)

$A.B + \bar{A}.B$	
<i>عامل مشترك</i> $= B(A + \bar{A})$	<i>Distributive Law</i>
$= B.1$	$X + \bar{X} = 1$
$= B$	$X.1 = X$

② $(A + B)(\bar{A} + B) = B$ (Minimization Theorem)

$(A + B)(\bar{A} + B)$	
<i>عوامل مشترك</i> $= B + (A.\bar{A})$	<i>Distributive Law</i>
$= B + 0$	$X.\bar{X} = 0$
$= B$	$X + 0 = X$

Proof of DeMorgan's Laws (2)

■ Part 2: Show $(X + Y).X'.Y' = 0$

$$\begin{aligned} (\overline{X} \cdot \overline{Y}) + (Y \cdot Y \cdot \overline{X}) &= 0 \\ (0 \cdot \overline{Y}) + (0 \cdot \overline{X}) &= \\ 0 + 0 &= 0 \end{aligned}$$

- Based on the above two parts, $X'.Y' = \overline{X + Y}$
- The second DeMorgan's law is proved by duality
- Note that DeMorgan's law, given as an identity is not an axiom in the sense that it can be proved using the other identities.

Example 3: Boolean Algebraic Proofs

$$\blacksquare \overline{(X+Y)Z} + X\bar{Y} = \bar{Y}(X+Z)$$

مبدئياً ↓

$$((\bar{X} \cdot \bar{Y})Z + X\bar{Y})$$

عنه ↓

$$\bar{Y}(\bar{X}Z + X)$$

$$\underline{\underline{\bar{Y}(Z+X)}} = \bar{Y}(X+Z)$$

مبدئياً + غيره (مبدئياً)

مبدئياً (مبدئياً)

Example 3: Boolean Algebraic Proofs

■ $\overline{(X + Y)}Z + X\bar{Y} = \bar{Y}(X + Z)$

$(X + Y)Z + X\bar{Y}$	
$\rightarrow = X'(Y')Z + X(Y')$	DeMorgan's law
$\stackrel{\text{دستور}}{=} Y'(X'Z) + X(Y')$	Distributive law
$= Y'(X + X'Z)$	Commutative law
$= \bar{Y}'(X + Z)$	Simplification Theorem

Boolean Function Evaluation

- $F_1 = xyz̄$
- $F_2 = x + yz$
- $F_3 = x̄ȳz̄ + x̄yz + xȳ$
- $F_4 = xȳ + x̄z$

منظر →

لثرف صفة بظا و صا
 1 و الباقى zero

\bar{x} \bar{y} \bar{z}
 $\frac{0}{0}$ $\frac{0}{1}$ $\frac{0}{1}$ → 1

x	y	z	F ₁	F ₂	F ₃	F ₄
0	0	0	0	0	1	0
0	0	1	0	1	0	1
0	1	0	0	0	0	0
0	1	1	0	0	1	1
1	0	0	0	1	1	1
1	0	1	0	1	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	0

Expression Simplification

- An application of Boolean algebra
- Simplify to contain the smallest number of literals (complemented and uncomplemented variables)

مثال
 ■ Example: Simplify the following Boolean expression

$$\bullet AB + A'CD + A'BD + A'CD' + ABCD$$

14 literals → 5 literals

$AB + A'CD + A'BD + A'CD' + ABCD$	
$= (AB) + (ABCD) + A'CD + A'CD' + A'BD$	Commutative law
$= AB(1 + CD) + A'C(D + D') + A'BD$	Distributive law
$= AB \cdot 1 + A'C \cdot 1 + A'BD$	$1 + X = 1$ and $X + X' = 1$
$= AB + A'C + A'BD$	$X \cdot 1 = X$
$= AB + A'BD + A'C$	Commutative law
$= B(A + A'D) + A'C$	Distributive law
$= B(A + D) + A'C \rightarrow 5 \text{ Literals}$	Simplification Theorem

Complementing Functions

- Use DeMorgan's Theorem to complement a function:

1. Interchange AND and OR operators
2. Complement each constant value and literal

- Example: Complement $F = (x'yz') + (xy'z')$

$$F' = (x + y' + z)(x' + y + z)$$

- Example: Complement $G = (a' + (bc))d' + e$

$$\left((a \cdot (\bar{b} + \bar{c})) + d \right) \cdot e$$

عصم الاصول

$$G' = (a(b' + c') + d) \cdot e'$$

Example

■ Simplify the following:

• $F = X'YZ + X'YZ' + XZ$

$$X'Y(Z + \bar{Z}) + XZ$$

$$X'Y \cdot 1 + XZ$$

$$X(Y' + Z)$$

2





3

Example

■ Simplify the following:

• $F = X'YZ + X'YZ' + XZ$

$XY(Z + Z') + YZ$
 $XY + XZ$



Example

Σ will show that
 ↓ Truth table ↓ Boolean Algebra

■ Show that $F = x'y' + xy' + x'y + xy = 1$

- Solution 1: Truth Table

x	y	F
0	0	1
0	1	1
1	0	1
1	1	1

$$y'(x' + x) + y(x' + x)$$

$$y' + y$$

$$\downarrow$$

$$\underline{\underline{1}}$$

- Solution 2: Boolean Algebra

$x'y' + xy' + x'y + xy$	
$= y'(x' + x) + y(x' + x)$	<i>Distributive law</i>
$= y'.1 + y.1$	$X + X' = 1$
$= y' + y$	$X.1 = X$
$= 1$	$X + X' = 1$

Examples

- Show that $ABC + A'C' + AC' = AB + C'$ using Boolean algebra.

$ABC + A'C' + AC'$	
$= ABC + C'(A' + A)$	<i>Distributive law</i>
$= ABC + C'.1$	$X + X' = 1$
$= ABC + C'$	$X.1 = X$
$= (AB + C')(C + C')$	
$= (AB + C').1$	$X + X' = 1$
$= AB + C'$	$X.1 = X$

Handwritten derivation:

$$ABC + C'(A' + A)$$

$$\underline{ABC} + C'$$

$$(AB + C')(C + C')$$

$$(AB + C')$$

$$AB + C'$$

- Find the dual and the complement of $f = wx + y'z.0 + w'z$

- $Dual(f) = (w + x)(y' + z + 1)(w' + z)$ $(w + x) \cdot (y' + z + 1) \cdot (w' + z)$
- $f' = (w' + x')(y + z' + 1)(w + z')$

Overview – Canonical Form

ثلاث
habal
↓
Funtion
نظمت

↓
Funtion
لبن اوصيت
↓
الوصف (صين يعطي)


↓
Min
↓
Max

طرق تعبير عن
مجموعة من القيم
Values
عشان اطلع
Funtion

- What are Canonical Forms?
- Minterms and Maxterms
- Index Representation of Minterms and Maxterms
- Sum-of-Minterm (SOM) Representations
- Product-of-Maxterm (POM) Representations
- Representation of Complements of Functions
- Conversions between Representations




Boolean Representation Forms



Canonical Forms

- It is useful to specify Boolean functions in a form that:
 - Allows comparison for equality
 - Has a correspondence to the truth tables
 - Facilitates simplification
- Canonical Forms in common usage:
 - Sum of Minterms (SOM)
 - Product of Maxterms (POM)




Minterms \Rightarrow

عبارة عن Terms Values
 مبرمجين
 مبرمجين // x, y, z
 and (.)
 رقم يطوعه الجواب 1

- **Minterms** are AND terms with **every variable** present in either true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., \bar{x}), there are 2^n minterms for n variables

- **Example:** Two variables (X and Y) produce $2^2 = 4$ $2^3 = 8$ combinations:

- XY (both normal)
- $X\bar{Y}$ (X normal, Y complemented)
- $\bar{X}Y$ (X complemented, Y normal)
- $\bar{X}\bar{Y}$ (both complemented)



- Thus there are **four minterms** of two variables

eg 8 min $\rightarrow 2^3$

Maxterms

- **Maxterms** are OR terms with **every variable** in true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g., \bar{x}), there are 2^n maxterms for n variables
- Example: Two variables (X and Y) produce $2^2 = 4$ combinations:

$X + Y$ (both normal)

$X + \bar{Y}$ (X normal, Y complemented)

$\bar{X} + Y$ (X complemented, Y normal)

$\bar{X} + \bar{Y}$ (both complemented)

⊛ عبارة عن terms في كل الـ ~~الموجودين~~ Valas

⊙ صلاً x, y, z او x, y

⊙ الاشارة الى بيتم or (+)

⊙ لازم نطلع الجواب zero

x	y	
0	0	$M_0 x y$
0	1	$M_1 x \bar{y}$
1	0	$M_2 \bar{x} y$
1	1	$M_3 \bar{x} \bar{y}$

مكان كل (1) بخط (-)
الجزء المقبل مثلاً *

Maxterms and Minterms

- Examples: Three variable (X, Y, Z) minterms and maxterms

Index	X,Y,Z	Minterm (m)	Maxterm (M)
0	000	$m_0 \bar{X}\bar{Y}\bar{Z}$	$M_0 X + Y + Z$
1	001	$m_1 \bar{X}\bar{Y}Z$	$M_1 X + Y + \bar{Z}$
2	010	$m_2 \bar{X}Y\bar{Z}$	$M_2 X + \bar{Y} + Z$
3	011	$m_3 \bar{X}YZ$	$M_3 X + \bar{Y} + \bar{Z}$
4	100	$m_4 X\bar{Y}\bar{Z}$	$M_4 \bar{X} + Y + Z$
5	101	$m_5 X\bar{Y}Z$	$M_5 \bar{X} + Y + \bar{Z}$
6	110	$m_6 XY\bar{Z}$	$M_6 \bar{X} + \bar{Y} + Z$
7	111	$m_7 XYZ$	$M_7 \bar{X} + \bar{Y} + \bar{Z}$

في هذه الحالة $2^3 = 8$
 لازم نطلع 8
 M_7 m_7
 لا يوافق القدر
 m_0 M_0
 m_1 M_1
 كتر بيتك قسم
 سيشين
 ما هو مطلوب
 x, y, z

قسم \downarrow قسم
 16 8 4 2 1
 $M_7 = 1111$
 الرقم لازم
 قطع ا
 $M_7 = 111$
 الرقم لازم
 قطع ا
 $\bar{X}\bar{Y}\bar{Z}$
 قطع ا

- The *index* above is important for describing which variables in the terms are true and which are complemented

Standard Order



- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the *same order (usually alphabetically)*
- **Example: For variables a, b, c:**

- **Maxterms:** $(a + b + \bar{c})$, $(a + b + c)$

صورتب
 Fabc
 صورتب
 Fabc

- **Terms:** $(b + a + c)$, $a\bar{c}b$, and $(c + b + a)$ are **NOT** in standard order.

- **Minterms:** $a\bar{b}c$, abc , $\bar{a}bc$


- **Terms:** $(a + c)$, $\bar{b}c$, and $(\bar{a} + b)$ do **not** contain all variables

ما فيه
 جميع المتغيرات


Purpose of the Index

- The *index* for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true form or complemented form
- For Minterms: \rightarrow لازم مطلع ايجاب ($\bar{1}$)
 - “0” means the variable is **“Complemented”**
 - “1” means the variable is **“Not Complemented”**
- For Maxterms: \rightarrow لازم مطلع ايجاب ($\bar{0}$)
 - “0” means the variable is **“Not Complemented”**
 - “1” means the variable is **“Complemented”**

Min



Max



Index Example: Three Variables

Index (Decimal)	Index (Binary) <u>n = 3</u> Variables	Minterm (m)	Maxterm (M)
0	000	$m_0 \equiv \bar{X}\bar{Y}\bar{Z}$	$M_0 \equiv X + Y + Z$
1	001	$m_1 \equiv \bar{X}\bar{Y}Z$	$M_1 \equiv X + Y + \bar{Z}$
2	010	$m_2 \equiv \bar{X}Y\bar{Z}$	$M_2 \equiv X + \bar{Y} + Z$
3	011	$m_3 = \bar{X}YZ$	$M_3 = X + \bar{Y} + \bar{Z}$
4	100	$m_4 = X\bar{Y}\bar{Z}$	$M_4 = \bar{X} + Y + Z$
5	101	$m_5 = X\bar{Y}Z$	$M_5 = \bar{X} + Y + \bar{Z}$
6	110	$m_6 = XY\bar{Z}$	$M_6 = \bar{X} + \bar{Y} + Z$
7	111	$m_7 = XYZ$	$M_7 = \bar{X} + \bar{Y} + \bar{Z}$

اذا عبرت عن m_0 $\bar{X}\bar{Y}\bar{Z}$ صحيح

سؤال: $\bar{X}YZ = m_3$
 0 1 1 = m_3

Variables

Index Example: Four Variables

i (Decimal)	i (Binary) n = 4 Variables	m_i	M_i
0	0000	$\bar{a}\bar{b}\bar{c}\bar{d}$	$a + b + c + d$
1	0001	$\bar{a}\bar{b}\bar{c}d$	$a + b + c + \bar{d}$
3	0011	$\bar{a}\bar{b}cd$	$a + b + \bar{c} + \bar{d}$
5	0101	$\bar{a}b\bar{c}\bar{d}$	$a + \bar{b} + c + \bar{d}$
7	0111	$\bar{a}bcd$	$a + \bar{b} + \bar{c} + \bar{d}$
10	1010	$a\bar{b}\bar{c}\bar{d}$	$\bar{a} + b + \bar{c} + d$
13	1101	$ab\bar{c}\bar{d}$	$\bar{a} + \bar{b} + c + \bar{d}$
15	1111	$abcd$	$\bar{a} + \bar{b} + \bar{c} + \bar{d}$

یہاں سے ← $a + b + \bar{c} + \bar{d}$ $\stackrel{?}{=} M_0$?
 0011 $\stackrel{?}{=} M_3$

Minterm and Maxterm Relationship

Review: DeMorgan's Theorem

- $\overline{x \cdot y} = \overline{x} + \overline{y}$ and $\overline{\overline{x} + \overline{y}} = x \cdot y$

Two-variable example:

- $M_2 = \overline{x} + y$ and $m_2 = x \cdot \overline{y}$

- Using DeMorgan's Theorem $\rightarrow \overline{\overline{x} + y} = \overline{\overline{x}} \cdot \overline{y} = x \cdot \overline{y}$

- Using DeMorgan's Theorem $\rightarrow \overline{x \cdot \overline{y}} = \overline{x} + \overline{\overline{y}} = \overline{x} + y$


- Thus, M_2 is the complement of m_2 and vice-versa

Since DeMorgan's Theorem holds for n variables, the above holds for terms of n variables:

$$M_i = \overline{m_i} \text{ and } m_i = \overline{M_i}$$

$$m_i \equiv \overline{M_i}$$

Thus, M_i is the complement of m_i and vice-versa



Observations

- In the function tables:
 - Each *minterm* has one and only one 1 present in the 2^n terms (a minimum of 1s). All other entries are 0.
 - Each *maxterm* has one and only one 0 present in the 2^n terms All other entries are 1 (a maximum of 1s).

■ We can implement any function by

- "ORing" the minterms corresponding to "1" entries in the function table. These are called the minterms of the function. Min \rightarrow Sum تجميع
 $m + m + m$
- "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function. Max \rightarrow Product تجميع
 $M \cdot M \cdot M$

■ This gives us two canonical forms for stating any Boolean function:

- Sum of Minterms (SOM) ← مجموع المصطلحات الدنيا
أو OR
- Product of Maxterms (POM) ← مجموع المصطلحات العظمى
أو AND

Minterm Function Example

Example: Find $F_1 = m_1 + m_4 + m_7$

$F_1 = x'y'z + xy'z' + xyz$

16 8 4 2 1

xyz	Index	$m_1 + m_4 + m_7 = F_1$
000	0	$0 + 0 + 0 = 0$
001	1	$1 + 0 + 0 = 1$
010	2	$0 + 0 + 0 = 0$
011	3	$0 + 0 + 0 = 0$
100	4	$0 + 1 + 0 = 1$
101	5	$0 + 0 + 0 = 0$
110	6	$0 + 0 + 0 = 0$
111	7	$0 + 0 + 1 = 1$

m_1 $\overline{x}\overline{y}z$
 m_4 $x\overline{y}\overline{z}$
 m_7 xyz
 \Downarrow
 or $\overline{x}\overline{y}z + x\overline{y}\overline{z} + xyz$

Minterm Function Example

16 6 4 2 1

$$F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$$

$\perp \rightarrow \overline{m}$

$$F(A, B, C, D, E) = A'B'C'DE' + A'BC'D'E + AB'C'D'E + AB'CDE$$

①	m_2	0 0 0 1 0	$\bar{A}\bar{B}\bar{C}DE$] OR \overline{m}
②	m_9	0 1 0 0 1	$\bar{A}B\bar{C}\bar{D}E$	
③	m_{17}	1 0 0 0 1	$A\bar{B}\bar{C}\bar{D}E$	
④	m_{23}	1 0 1 1 1	$A\bar{B}CDE$	

Maxterm Function Example

■ Example: Implement F1 in maxterms:

- $F_1 = M_0 \odot M_2 \odot M_3 \odot M_5 \odot M_6$ and
- $F_1 = (x + y + z) \cdot (x + y' + z) \cdot (x + y' + z') \cdot (x' + y + z') \cdot (x' + y' + z)$

xyz	Index	$M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6 = F_1$
000	0	0 . 1 . 1 . 1 . 1 = 0
001	1	1 . 1 . 1 . 1 . 1 = 1
010	2	1 . 0 . 1 . 1 . 1 = 0
011	3	1 . 1 . 0 . 1 . 1 = 0
100	4	1 . 1 . 1 . 1 . 1 = 1
101	5	1 . 1 . 1 . 0 . 1 = 0
110	6	1 . 1 . 1 . 1 . 0 = 0
111	7	1 . 1 . 1 . 1 . 1 = 1

Maxterm Function Example

■ $F(A, B, C, D) = M_3 \cdot M_8 \cdot M_{11} \cdot M_{14}$

■ $F(A, B, C, D) = (A + B + C' + D') \cdot (A' + B + C + D) \cdot (A' + B + C' + D') \cdot (A' + B' + C' + D)$

کذا ربط مع صغیر

M_3	$A + B + \bar{C} + \bar{D}$	}
<u>0011</u>		
M_8	$\bar{A} + B + C + D$	
<u>0000</u>		
M_{11}	$\bar{A} + B + \bar{C} + \bar{D}$	}
<u>1011</u>		
M_{14}	$\bar{A} + \bar{B} + \bar{C} + D$	
<u>1110</u>		

دعا
(c)
and

Canonical Sum of Minterms

اصح شي
 Function
 وشوف استونا نقض
 ونضرب بالناقض مثلاً
 $(x-\bar{x})$
 $(a-\bar{a})$
 رمز $\sum m$

Any Boolean function can be expressed as a Sum of Minterms (SOM):

- For the function table, the minterms used are the terms corresponding to the 1's
- For expressions, expand all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term $(v + \bar{v})$

Example: Implement $f = x + \bar{x}\bar{y}$ as a SOM?

Function
 لازم عكس
 كترين وعنده المميزان
 $F(A,B,C) F(x,y,z)$

1. Expand terms $\rightarrow f = x(y + \bar{y}) + \bar{x}\bar{y}$
2. Distributive law $\rightarrow f = \underline{xy} + \underline{x\bar{y}} + \underline{\bar{x}\bar{y}}$
3. Express as SOM $\rightarrow f = m_3 + m_2 + m_0 = m_0 + m_2 + m_3$

$x y$ m_3
 $\bar{x} \bar{y}$ m_2

Another SOM Example

■ Example: $F = \underline{A} + \bar{B}C \rightarrow A(B+\bar{B})(C+\bar{C}) + \bar{B}C(A+\bar{A})$

AB ناقص ↓ A ناقص ↓

■ There are three variables: A, B, and C which we take to be the standard order

■ Expanding the terms with missing variables:

• $F = A(\underline{B+\bar{B}})(\underline{C+\bar{C}}) + (A+\bar{A})\bar{B}C$

(A\u0304B + A\u0304\u0304B)(C+\u0304C) +

* قسم قسم انتبه
اذا ما كان مرتين
حسب Function
كبت ترتيبهم ثم صاعده m

■ Distributive law:

• $F = ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C$

■ Collect terms (removing all but one of duplicate terms):

• $F = ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$

■ Express as SOM:

• $F = m_7 + m_6 + m_5 + m_4 + m_1$

• $F = m_7 + m_6 + m_5 + m_4 + m_1$

50.0 | A + A C |

Shorthand SOM Form

- From the previous example, we started with:

منادى سابقاً • $F = A + \bar{B}C$ ~~XXXX~~

- We ended up with:

- $F = m_1 + m_4 + m_5 + m_6 + m_7$

- This can be denoted in the *formal shorthand*:

- $F(A, B, C) = \sum(m)(1,4,5,6,7)$ طريقة مختصرة

- Note that we explicitly show the standard variables in order and drop the “m” designators.

Canonical Product of Maxterms

$$A + B + C = (A+B)(A+C)$$

■ Any Boolean Function can be expressed as a Product of Maxterms (POM):

- For the function table, the maxterms used are the terms corresponding to the 0's
- For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second distributive law, "ORing" terms missing variable v with $(v \cdot \bar{v})$ and then applying the distributive law again

■ Example: Convert $f(x, y, z) = x + \bar{x}\bar{y}$ to POM?


- Distributive law $\rightarrow f = (x + \bar{x}) \cdot (x + \bar{y}) = x + \bar{y}$
- ORing with missing variable (z) $\rightarrow f = \underbrace{x + \bar{y}}_A + \underbrace{z \cdot \bar{z}}_B$
- Distributive law $\rightarrow f = (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z})$
- Express as POS $\rightarrow f = M_2 \cdot M_3$

Another POM Example

$$\begin{array}{l} A + A'C \\ A + C \\ \hline AC' + A \\ C + A \end{array}$$

- Convert $f(A, B, C) = \underbrace{AC'}_x + \underbrace{BC}_y + \underbrace{A'B'}_x$ to POM?
- Use $x + yz = (x + y) \cdot (x + z)$, assuming $x = AC' + BC$ and $y = A'$ and $z = B'$
 - $f(A, B, C) = (\underbrace{AC'}_{C+A} + \underbrace{BC}_{C+B} + A') \cdot (\underbrace{AC'}_{C+A} + \underbrace{BC}_{C+B} + B')$
- Use Simplification theorem to get:
 - $f(A, B, C) = (\underbrace{BC + A' + C'}_{B+C}) \cdot (\underbrace{AC' + B' + C}_{A+C})$
- Use Simplification theorem again to get:
 - $f(A, B, C) = (A' + B + C') \cdot (A + B' + C) = M_5 \cdot M_2$
 - $f(A, B, C) = M_2 \cdot M_5 = \prod_M(2,5) \rightarrow$ Shorthand POM form

Function Complements



- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Example: Given $F(x, y, z) = \sum_m(1,3,5,7)$, find complement \bar{F} as SOM and POM?

- $\bar{F}(x, y, z) = \sum_m(0,2,4,6)$
- $\bar{F}(x, y, z) = \prod_M(1,3,5,7)$

↓
F = Σ



Conversion Between Forms

- To convert between sum-of-minterms and product-of-maxterms form (or vice-versa) we follow these steps:
 - Find the function complement by swapping terms in the list with terms not in the list.
 - Change from products to sums, or vice versa.
- **Example:** Given F as before: $F(x, y, z) = \sum_m(1,3,5,7)$
 - Form the Complement: \bar{F}
$$\bar{F}(x, y, z) = \sum_m(0,2,4,6)$$
 - Then use the other form with the same indices – this forms complement again, giving the other form of the original function:

$$F(x, y, z) = \underline{\underline{\prod_M(0,2,4,6)}}$$

$$\bar{F}(x, y, z) = \prod (1, 3, 5, 7)$$

Standard Forms

SOP	POS
OR +	AND -
AND .	OR +
Variable	Variable

Standard Sum-of-Products (SOP) form: equations are written as an OR of AND terms

Standard Product-of-Sums (POS) form: equations are written as an AND of OR terms

Examples:

SOP: $ABC + \bar{A}\bar{B}C + B$


POS: $(A + B) \cdot (A + \bar{B} + \bar{C}) \cdot C$

These "mixed" forms are neither SOP nor POS


$(AB + C)(A + C) \quad (AC + AB)$

$ABC + AC(A + B)$

- 1) or
- 2) terms → and
- 3) Variable
- 4) SOP



- 1) and
- 2) terms → or
- 3) Variable
- 4) POS



- 1) and
- 2) terms → or
- 3) Variable

sop
pos \rightarrow في الحالة في
 \downarrow

$$* (\overline{A+B}) (A+C)$$

$$(A+C)(\overline{B+C}) (A+C)$$

~~pos~~ pos

$$* AB\bar{C} + AC(A+B)$$

$$(\overline{AB\bar{C}}) + (A\bar{C}A) + (A\bar{C}B) \quad \& \text{ SOP}$$

Standard Sum-of-Products (SOP)



- A Simplification Example: $F(A, B, C) = \sum_m(1,4,5,6,7)$
- Writing the minterm expression:
 - $F(A, B, C) = A'B'C + AB'C' + AB'C + ABC' + ABC$
- Simplifying using boolean Algebra:

$A'B'C + AB'C' + AB'C + ABC' + ABC$	
$= A'B'C + \overline{A}B'(C' + C) + \overline{A}B(C' + C)$	<i>Distributive law</i>
$= A'B'C + \overline{A}B' + \overline{A}B$	$X + X' = 1$
$= A'B'C + \overline{A}(B' + B)$	<i>Distributive law</i>
$= A'B'C + A$	<i>Simplification Theorem</i>
$= A + B'C$	


- Simplified F contains 3 literals compared to 15 in minterm F

AND/OR Two-level Implementation of SOP Expression

- The two implementations for F are shown below – it is quite apparent which is simpler!



Ch1 | 17



the most significant digit
[MSD]

the least significant digit
[LSD]

مقامه (coefficient موقع) ←
... 2, 1, 0
... -2, -1

weight by which coefficient is multiplied
"مضاعف" } r^i (radix Base)

18	General شكل عام	Decimal	Binary ← Number system
Base radix	r	10	2
Digits	$r \rightarrow r+1$	0 ⇒ 9	0 ⇒ 1
$i=0$	r^0	$10^0 = 1$	$2^0 = 1$
1	r^1	$10^1 = 10$	$2^1 = 2$
2	r^2	$10^2 = 100$	$2^2 = 4$
-1	r^{-1}	$10^{-1} = 0.1$	$2^{-1} = 0.5$
-2	r^{-2}	$10^{-2} = 0.01$	$2^{-2} = 0.25$

22) $2^0 = 1$ $2^3 = 8$
 $2^1 = 2$ $2^4 = 16$
 $2^2 = 4$ $2^5 = 32$

لتذكير ←

Useful for Base conversion

23

	2^{10}	2^{20}	2^{30}	2^{40}
الاسم	Kilo	Mega	Giga	Tera
الرمز	K	M	G	T
	1,024	1,048,576	1,073,7... (approx)	1,099,511... (approx)

Special powers of 2

24

Name	Radix (r)	Digits
Binary	2	(0, 1)
Octal	8	(0, 1, 2, 3, 4, 5, 6, 7)
Decimal	10	(0 - 9)
Hexadecimal	16	0-9, A, B, C, D, E, F

Commonly Occuring Bases

A=10 B=11 C=12
D=13 E=14 F=15
please use
a, b, c, d, e, f

251 * Binary System

r	Digits	Notes
2	0, 1	bit ← binary digit

Ex :- (10011, 101)
 4 3 2 1 0 -1 -2 -3

$$2^4 \cdot 1 + 2^3 \cdot 0 + 2^2 \cdot 0 + 2^1 \cdot 1 + 2^0 \cdot 1, \quad 1 \cdot 2^{-1} + 0 \cdot 2^{-2} + 1 \cdot 2^{-3}$$

$$16 + 0 + 0 + 2 + 1, \quad 0.5 + 0 + 0.125$$

19, 0.625

Octal system

r	Digits	Notes
8	0-7	3 bits ← كل 3 دigits * More compact than Binary

Ex $(124.4)_8$
 $2 \ 1 \ 0 \ . \ -1$

$$8^2 \cdot 1 + 8^1 \cdot 2 + 8^0 \cdot 4 + 4 \cdot 8^{-1}$$

$$64 + 16 + 4 + \frac{1}{2}$$

128.5

29] Hexadecimal system

	Digits	Notes
\checkmark 16	0-9 A B C D E F	4 bits ← 4 - digit
	10 11 12 13 14 15	

* Ex] (B65F)₁₆ F = 15
 3 2 1 0 B = 11

$$16^3 \cdot 11 + 16^2 \cdot 6 + 16^1 \cdot 5 + 16^0 \cdot 15$$

$$45056 + 1536 + 80 + 15$$

$$46687$$

35

تحويل الجزء العشري

Decimal



و يكون بالقسمة الرقم على 2

Ex $(46)_{10} \rightarrow (10110)_2$

46	2	النتيجة	الباقى
46	2	23	0
23	2	11	1
11	2	5	1
5	2	2	1
2	2	1	0
1	2	0	1

ALSD

MSB

يكتب هذا تحت الكيفية


النتيجة يصل صفر بوقف

$(10110)_2$

35

تحويل الجزء العشري

Decimal



و يكون بحسب الرقم ب r

ex

$$(0.6875)_{10} = (0.1011)_2$$

قائمة

$$0.6875 \times 2$$

0.6875	MSD	1	.	375
--------	-----	---	---	-----

0.375	$\times 2$	0	.	75
-------	------------	---	---	----

0.75	$\times 2$	1	.	5
------	------------	---	---	---

	LSD	1	.	0
--	-----	---	---	---

يكتب من صفحت تحت

1011

ملا يوصل

صفر بوقف

36 $(153.513)_{10} \rightarrow (231.407)_8$

	الباقى	الناجح
153	8	
153	8	19
19	8	2
2	8	0

بقايا: 125, 375, 2

$(153)_{10} \rightarrow (231)_8$

- 513 ÷ 8 = 64 ر 1
- 64 × 8 = 512
- 513 - 512 = 1
- 104 ÷ 8 = 13 ر 0
- 13 × 8 = 104
- 104 - 104 = 0
- 832 ÷ 8 = 104 ر 0
- 104 × 8 = 832
- 832 - 832 = 0
- 656 ÷ 8 = 82 ر 0
- 82 × 8 = 656
- 656 - 656 = 0

$(0.513)_{10} = (.406)_8$

Round

$(0.513)_{10} = (.407)_8$

up to 3 digits

48

(زمن)
 * كلمة كوكب اللون الى الرقم
 Cooling

* مثال ايام الاسبوع ← بيت 1
 الهم 2

* ~~مع~~ ~~ل~~ ~~ان~~ ~~اعل~~ coding لازم اعرف عدد
 عدد الخانات
 digits

Decimal ————— $10^2 = 100$
 ٢ خانة (r)

Octal ————— $8^2 = 64$
 ٢ خانة

Binary ————— $2^2 = 4$
 ٢ خانة

عدد الخيارات
 الى ان تتبدك
 التمثيل
 الى موهبه عندك

49

مثلاً عدد أيام السنة التقويمية هو 365

ex $8^n > 365$

$n = 1$

$n = 2 \quad 64$

$n = 3 \quad 512 > 365$ ~~512~~ $512 > 365$

طريقة كان ما أخذ

أب $\log_r r^n = \log_r m$

$n = \log_r m$

مثلاً عدد أيام السنة $n = \log_8 365$

$n = \lceil \log_8 365 \rceil$

دائماً تقريب $\lceil \log_r m \rceil$

$\lceil 3.00001 \rceil \quad \lceil 3.99999 \rceil$

4 4

بدی احوال Coding - ارقام

موضوع الدرس في decimal [الرقم العشري] decimal (BCD)

51]

	8	4	2	1	Excess 3	8, 4, 2, 1
0	0	0	0	0	0011	0000
1	0	0	0	1	0111	0111
2	0	0	1	0	0110	0110
3	0	0	1	1	0101	0101

↑
 اكر الرقم 9
 (0-9)
 هو داخل ليفا
 اصل
 المهم انه في فرق بين
 في فرق واحد
 في فرق واحد

* انسيب
 الى قلو والي بعد
 مثلا
 $(8)_{10} \rightarrow (0111)_{(2)}$


~~...~~
 صعون بحول
 عاري

$(4)_{10} \rightarrow (\quad)$
 BCD

نصونا ما في 2
 نقل كود ing من غير 2

- 1) باخذ الرقم ب decimal
- 2) نزيه عليه 3
- 3) نحول Binary

60



متفقين على
وصف Code معين

PARITY

الموجود في المسبحة (عدد) زوج

Parity عبارة عن bit

odd

even

0 1 1 1

1 1 1 1

Overview

- **Part 1 – Gate Circuits and Boolean Equations**
 - Binary Logic and Gates
 - Boolean Algebra
 - Standard Forms
- **Part 2 – Circuit Optimization**
 - Two-Level Optimization
 - Map Manipulation
- **Part 3 – Additional Gates and Circuits**
 - Other Gate Types
 - Exclusive-OR Operator and Gates
 - High-Impedance Outputs

Sosa

Circuit Optimization

- **Goal:** To obtain the simplest implementation for a given function
- Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm
- Optimization requires a cost criterion to measure the simplicity of a circuit
- Distinct cost criteria we will use: cost
 - ① Literal cost (L)
 - ② Gate input cost (G)
 - ③ Gate input cost with NOTs (GN)

Literal Cost (L)

ادل شي
لازم الطاهر

- **Literal:** a variable or its complement
- **Literal cost (L):** the number of literal appearances in a Boolean expression corresponding to the logic circuit diagram

▪ Examples:

$$F = \overset{1,2}{BD} + \overset{3,4,5}{AB'C} + \overset{6,7,8}{AC'D'} \rightarrow 8$$

- $L = 8$ (Minimum cost \rightarrow Best solution)

$$F = \overset{1,2}{BD} + \overset{3,4,5}{AB'C} + \overset{6,7,8}{AB'D'} + \overset{9,10,11}{ABC'}$$

- $L = 11$

$$F = \underset{1}{(A+B)} \underset{2}{(A+D)} \underset{3}{(B+C+D')} \underset{4}{(B'+C'+D)}$$

- $L = 10$

input موجود
تعدادي لم يتكرر بعد

Gate Input Cost (G)

- **Gate input cost (G):** the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (G : inverters not counted, GN : inverters counted)
- For SOP and POS equations, it can be found from the equation(s) by finding the sum of:
 - All literal appearances
 - The number of terms excluding single literal terms, (G) and
 - optionally, the number of distinct complemented single literals (GN).

▪ Examples:

$$F = \overset{1}{BD} + \overset{2}{AB'C} + \overset{3}{AC'D'}$$

- $G = 11, GN = 14$ (Minimum cost \rightarrow Best solution)

$$F = \overset{1}{BD} + \overset{2}{AB'C} + \overset{3}{AB'D'} + \overset{4}{ABC'}$$

- $G = 15, GN = 18 \rightarrow 15 + 3 = 18$

$$F = \underset{1}{(A+B)} \underset{2}{(A+D)} \underset{3}{(B+C+D')} \underset{4}{(B'+C'+D)}$$

- $G = 14, GN = 17$


عدد term + عدد literal = 11

GN: 14
G: 11
عدد literal

11 + 3 = 14
عدد literal

11 + 4 = 15

14 + 4 = 14



Cost Criteria (continued)

Example 1:

$$F = A + BC + \overline{B}C$$

$$GN = G + 2 = 9$$

$$L = 5$$

$$G = L + 2 = 7$$

① $L = 5$
 ② $G = 5 + 2 = 7$
 ③ $GN = 7 + 2 = 9$

$G = 5 + 2 = 7$

$GN = 7 + 2 = 9$

$L \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 G
 لـ
 GN
 لـ
 لا انا انا
 قبل ما انا
 نسا انا

$L \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 G
 لـ
 GN
 لـ

$G \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

$GN \rightarrow$ عدد اللمبات
 اي رايبطينا
 لـ
 GN
 لـ

- L (literal count) counts the AND inputs and the single literal OR input.
- G (gate input count) adds the remaining OR gate inputs
- GN (gate input count with NOTs) adds the inverter inputs

Cost Criteria (continued)

Example 2:

$$F = (A, B, C, D) = (ABC + D'). C'$$

$$L = 5$$


$$G = 5 + 2 = 7$$

$$GN = 7 + 2 = 9$$

عدد اللمبات
 دون تكرار

$$L = 5$$

$$GN = 9$$



دوران دائرة
(SOP)

K-Map Function Representation

Example: $F(x, y) = x$

+ يمكن الدائرة اعلا
الدائرة @ بيدهدي
القطري عند صح

مستطك الواحد ←

$F(x, y) = x$	$y = 0$	$y = 1$
$x = 0$	0	0
$x = 1$	1	1

For function $F(x, y)$, the two adjacent cells containing 1's can be combined using the Minimization Theorem:

أكبر دائرة يقدر اعلا للواحد

عدد ↓ الى جونا
الدائرة من مضاعفات

$$F(x, y) = x\bar{y} + xy = x$$

↑ (SOP) ↑
polen algebra $x(\bar{y} + y)$

شوف المشترك

Logic and Computer Design Fundamentals, 4e
Floyd/Stephens
© 2009 Pearson Education, Inc.

K-Map Function Representation

Example: $G(x, y) = x + y$

مستطك
مستطك
+
بعض
نقسم

$G(x, y) = x + y$	$y = 0$	$y = 1$
$x = 0$	0	1
$x = 1$	1	1

مستطك
يمكن
يطلع فوق
بعض

For $G(x, y)$, two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

$$G(x, y) = (x\bar{y} + xy) + (\bar{x}y + xy)$$

$$G(x, y) = x + y$$

K-Map and Truth Tables

- The K-Map is just a different form of the truth table
- Example: Two variable function
 - We choose a,b,c and d from the set {0,1} to implement a particular function, $F(x, y)$

Input Values (x, y)	F(x, y)
0 0	a
0 1	b
1 0	c
1 1	d

Truth Table

طريقة توزيع truth table في k

	\bar{y} y = 0	y = 1
\bar{x} x = 0	a m ₀	b m ₁
x = 1	c m ₂	d m ₃

K-Map

$$F = \bar{x}y + x\bar{y}$$

x
 $1 \quad 0 \quad 0$
 $1 \quad 0 \quad 0$

$0 \quad m_0 \quad a$
 $1 \quad m_1 \quad b$
 $1 \quad m_2 \quad c$
 $0 \quad m_3 \quad d$

	\bar{x}	x
\bar{y}	0	1
y	1	0

$x \rightarrow$ $\frac{f}{\text{truth}}$ \rightarrow فرع فرع فرع

Three Variable Maps

- A three-variable K-map:

	yz = 00	yz = 01	yz = 11	yz = 10
x = 0	m ₀	m ₁	m ₃	m ₂
x = 1	m ₄	m ₅	m ₇	m ₆

Handwritten notes: \overline{y} above the first two columns, y above the last two columns. m_3 and m_7 are circled. m_0, m_1, m_2, m_3 are in the top row, m_4, m_5, m_6, m_7 in the bottom row.

- Where each minterm corresponds to the product terms:

	yz = 00	yz = 01	yz = 11	yz = 10
\overline{x} x = 0	$\overline{x}\overline{y}\overline{z}$	$\overline{x}\overline{y}z$	$\overline{x}yz$	$\overline{x}y\overline{z}$
x x = 1	$x\overline{y}\overline{z}$	$x\overline{y}z$	xyz	$xy\overline{z}$

Handwritten notes: $\overline{y=0}$ above the first two columns, $y=1$ above the last two columns. $\overline{z=0}$ below the first two columns, $\overline{z=1}$ below the last two columns. A 3x3 grid of minterms is shown to the left with \overline{y} and y labels above it.

- Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map

Alternative Map Labeling

- Map use largely involves:

- Entering values into the map, and
- Reading off product terms from the map

- Alternate labelings are useful:

	\overline{Y}	Y
\overline{X}	0	1
X	4	5

Handwritten note: \overline{z} above the first column, z above the second column, \overline{z} below the first column, z below the second column.

YZ	00	01	11	10
X	0	1	3	2
x	4	5	7	6

Handwritten notes: \overline{z} below the first two columns, z below the last two columns. A bracket labeled 'Y' is above the last two columns.

اذا اعطاني Σm برسم خريطة K-map

By convention, we represent the minterms of F by a "1" in the map and leave the minterms of \bar{F} blank

① Example:

$F(x, y, z) = \Sigma m(2,3,4,5)$

		y	
		0	1
		3	2
		1	1
x	4	5	7
	1	1	
		z	

		b	
		0	1
		3	2
		1	
a	4	5	7
	1	1	1
		c	

② Example:

$G(a, b, c) = \Sigma m(3,4,6,7)$

Learn the locations of the 8 indices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries

Steps for using K-Maps to Simplify Boolean Functions

Enter the function on the K-Map

Function can be given in truth table, shorthand notation, SOP, ... etc

Example:

$F(x, y) = \bar{x} + xy$

$F(x, y) = \Sigma m(0,1,3)$

x	y	F(x,y)
0	0	1
0	1	1
1	0	0
1	1	1

		y	
		0	1
		1	1
x	2	3	1

$\bar{x} + y$

Combining squares for simplification

- Rectangles that include power of 2 squares {1, 2, 4, 8, ...}
- Goal: Fewest rectangles that cover all 1's → as large as possible

Determine if any rectangle is not needed

Read-off the SOP terms

اذا دائرة فيها (2) متناهي في واحد Variable
اذا دائرة فيها (1) متناهي في واحد Variable

Example: Combining Squares

- Example: $F(A, B) = \sum m(0, 1, 2)$

$$F(A, B) = \bar{A}\bar{B} + \bar{A}B + A\bar{B}$$





	B	
	0	1
A	1	1
	2	3
	1	0

- Using Distributive law
 - $F(A, B) = \bar{A} + A\bar{B}$
- Using simplification theorem
 - $F(A, B) = \bar{A} + \bar{B}$
- Thus, every two adjacent terms that form a 2×1 rectangle correspond to a product term with one variable

Three-Variable Maps

حیارات العاشر
 ① مینیا ④ واحد
 7 - 0


- Example shapes of 2-cell rectangles:



Three-Variable Maps

- Example shapes of 2-cell rectangles:

على اشرف المشترك
 بيلس ترتيب حسب المعيار
 x y z




- Read-off the product terms for the rectangles shown:


• $Rect(0,1) = \bar{X}\bar{Y}$

• $Rect(0,2) = \bar{X}\bar{Z}$

• $Rect(3,7) = YZ$



- Example shapes of 4-cell Rectangles:




- Read off the product terms for the rectangles shown:

- $Rect(1,3,5,7) = Z$
- $Rect(0,2,4,6) = \bar{Z}$
- $Rect(4,5,6,7) = X$

X	Y	Z
*	*	Z
*	*	\bar{Z}
X	*	*


- K-maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the "1s" in the map.
- Example: Simplify $F(x, y, z) = \sum_m(1,2,3,5,7)$



$$F(x, y, z) = z + \bar{x}y$$


Three-Variable Map Simplification

- Use a K-map to find an optimum SOP equation for $F(X, Y, Z) = \sum_m(0,1,2,4,6,7)$



Three-Variable Map Simplification

- Use a K-map to find an optimum SOP equation for $F(X, Y, Z) = \sum_m(0,1,2,4,6,7)$




دائراً سه
 اشرح مثال
 على كم اكتب
 دائرة بقدر العمل
 مواليد (4)

$$F(X, Y, Z) = \bar{Z} + \bar{X}\bar{Y} + XY$$

Four Variable Maps

- Map and location of minterms

$F(W, X, Y, Z)$:



Four Variable Terms

- Four variable maps can have rectangles corresponding to:
 - A single 1: 4 variables (i.e. Minterm)
 - Two 1's: 3 variables
 - Four 1's: 2 variables
 - Eight 1's: 1 variable
 - Sixteen 1's: zero variables (function of all ones)

Four-Variable Maps

16


- Example shapes of 4-cell rectangles:

* 16

* Function $Wxyz$
بالتالي $Wxyz$

*


رابع
تنظيماً
كامل



$\frac{16}{2} = 8$


- 04 - 26
- 412 - 614
- 128 - 1010
- and
- 01 - 24
- 13 - 911
- 32 - 010
- 02 - 810

- Example shapes of 4-cell rectangles:



Four-Variable Maps

- Example shapes of 8-cell rectangles:



~~0123~~
 0123 4567
 04 12 3 - 26 14 10
 0132 4567 89110
 1234 ← 2

Four-Variable Map Simplification

▪ $F(W, X, Y, Z) = \sum_m(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$


بجانب
بنوع كل 1 و بنوع
أكبر دائرة هولربا

2 → 0 - 8

4 → 4 5 7 6


2 → 2 - 10

4 → 13 - 15 5 7



Four-Variable Map Simplification

▪ $F(W, X, Y, Z) = \sum_m(3,4,5,7,9,13,14,15)$



5 prime Implicant

* صرف اعظمی 1
 * بین هوسرط آفد
 کل دواشر
 دائرة 4 با 4 هدا 1 هدا 1
 الة دائرة 4-5 اون
 ا سببه

$F(W, X, Y, Z) = \bar{W}YZ + \bar{W}X\bar{Y} + WXY + W\bar{Y}Z$

بکمت کل Essential + کل الی بظهور

Systematic Simplification

▪ **Prime Implicant:** is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2

* حاصل 1 ما عدا مختار و غیره

▪ A prime implicant is called an **Essential Prime Implicant** if it is the only prime implicant that covers (includes) one or more minterms


▪ Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map

▪ A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

بکرد دائرة هوالین 1 و بیون هوالین 1

Four-Variable Map Simplification

▪ $F(W, X, Y, Z) = \sum_m(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$




$$F(W, X, Y, Z) = XZ + \bar{X}\bar{Z} + \bar{W}X$$

Four-Variable Map Simplification

▪ $F(W, X, Y, Z) = \sum_m(3, 4, 5, 7, 9, 13, 14, 15)$

لازم امرکے کل
واحد واشوف ایکر
دائرة صولہ



$$F(W, X, Y, Z) = \bar{W}YZ + \bar{W}X\bar{Y} + WXY + W\bar{Y}Z$$

Prime Implicant Practice


- Find all prime implicants for:

$$F(A, B, C, D) = \sum_m (0, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$$

- Prime Implicants:

~~0 2 3 8 9 10 11 12 13 14 15~~

\checkmark 3 \bar{A} 1 \rightarrow 3 2 11 10 $\bar{B}C$
 \checkmark zero \bar{A} 1 \rightarrow 12 8
 A $\bar{B}C$ $\bar{B}\bar{D}$ A



Another Example

- Find all prime implicants for:

$$G(A, B, C, D) = \sum_m (0, 2, 3, 4, 7, 12, 13, 14, 15)$$

- Hint: There are seven prime implicants!

- Prime Implicants:

0-2 $\bar{A}\bar{B}\bar{C}$

0-4 $\bar{A}\bar{B}\bar{D}$


4-12 $B\bar{C}\bar{D}$

12 13 15 14 AB

2-3 $\bar{A}C\bar{B}$

3-7 $\bar{A}CD$


15 $CB\bar{D}$



Selection Rule Example

- Simplify $F(A, B, C, D)$ given on the K-map


اول سے مختار Essential



Prime Implicants

مختار ای وحدہ اہم اصل عدد

Selected Non-essential Prime Implicants



Essential and Selected Non-essential Prime Implicants

Selection Rule Example

- Find the optimum POS solution for:

$$F(A, B, C, D) = \sum_m (1, 3, 9, 11, 12, 13, 14, 15)$$

- Solution:

- Find optimized SOP for \bar{F} by combining 0's in K-Map of F
- Complement \bar{F} to obtain optimized POS for F

		C	
	0	1	2
	0	1	0
	4	5	6
	0	0	0
	12	13	14
	1	1	1
A	8	9	10
	0	1	0
		D	

SOP \bar{F} $\xrightarrow[\text{group}]{\text{بعين}}$ $\text{بعين أكبر دائرة صفر}$
 zero كل zero

0, 2, 8, 10 \rightarrow $\bar{B}\bar{D}$

4, 5, 7, 6 \rightarrow $\bar{A}B$

$$\bar{F} = (\bar{A}B) + (\bar{B}\bar{D})$$

POS $F \rightarrow$ SOP $\bar{F} \xrightarrow[\text{DeMorgan}]{\text{بعين}}$ $(A+B) \cdot (B+D)$

Product of Sums Example

- Find the optimum POS solution for:

$$F(A, B, C, D) = \sum_m (1, 3, 9, 11, 12, 13, 14, 15)$$

- Solution:

- Find optimized SOP for \bar{F} by combining 0's in K-Map of F
- Complement \bar{F} to obtain optimized POS for F

SOP \bar{F} $\xrightarrow{\text{بعض group}}$ بعض أكبر دائرة صول \bar{F} zero \bar{F} zero

0, 2, 8, 10 \rightarrow $\bar{B}\bar{D}$

4, 5, 7, 6 \rightarrow $\bar{A}B$

$$\bar{F} = (\bar{A}B) + (\bar{B}\bar{D})$$


0	1	3	2
0	1	1	0
4	5	7	6
0	0	0	0
12	13	15	14
1	1	1	1
8	9	11	10
0	1	1	0

D

POS $F \rightarrow$ SOP $\bar{F} \xrightarrow{\text{بعض Demorgan}}$ $(A+B) \cdot (B+D)$

Product of Sums Example

POS



إذا طلب $\text{POS } F \rightarrow \text{SOP } \bar{F} \rightarrow \text{group لعل zero}$

إذا طلب $\text{POS } \bar{F} \rightarrow \text{SOP } F \rightarrow \text{group لعل 1}$


Example

- Find the optimum POS and SOP solution for:

$$F(A, B, C, D) = \prod_M (0, 2, 4, 5, 6, 7)$$

$M \rightarrow$ Maxterms

- POS solution (Red):
 - Find optimized SOP for \bar{F} by combining 0's in K-Map of F
 - Complement \bar{F} to obtain optimized POS for F



- SOP solution (Blue):

SOP $F \rightarrow 1$ ~~2~~

ess 1 3 9 11 \rightarrow ~~BD~~ BD

ess 12 13 15 14 8 9 11 10 \rightarrow 1 A

SOP $F \rightarrow$ SOP \bar{F}

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

$$(\bar{B}D) + (A)$$


$$(B + \bar{D}) \cdot A$$

Example

- Find the optimum POS and SOP solution for:

$$F(A, B, C, D) = \prod_M (0, 2, 4, 5, 6, 7)$$

- POS solution (Red):
 - Find optimized SOP for \bar{F} by combining 0's in K-Map of F
 - Complement \bar{F} to obtain optimized POS for F



- SOP solution (Blue):
 - Combining 1's in K-Map of F

$$F(A, B, C, D) = A + \bar{B}D$$

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Don't Cares in K-Maps

Input ممكن ان
في شغل
حاجبتي الجواب

- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known:
 - the input values for the minterm will never occur, or
 - The output value for the minterm is not used
- In these cases, the output value is defined as a "don't care"
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- Example:** A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms cannot be replaced with 1's or 0's because that would require the function to be always 1 or 0 for the associated input combination

$\sum d$ رزل
don't cares

Example: BCD "5 or More"

- The map below gives a function $F(w, x, y, z)$ which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:

- If don't cares are treated as 1's (Red):


$F_1(w, x, y, z) = w + xy + xz$ اعتبر $X \rightarrow 1$

$G = 7$ Cost
اقل

- If don't cares are treated as 0's (Blue):

$F_2(w, x, y, z) = \bar{w}xz + \bar{w}xy + w\bar{x}\bar{y}$ اعتبر $X \rightarrow 0$

$G = 12$ Cost
اكثر
اذا X بساعد اعمل
دائرة اكبر باضحا
اعتبرهم zero ولا G



اصغر
من 5
بجواب
zero

Invalid don't cares


- For this particular function, cost G for the POS solution for $F(w, x, y, z)$ is not changed by using the don't cares

- Choose the one less inverters (i.e. less GN)

اذا فرضت 1 ورجعت 1
وزاد X عندي ما بعلق في
عادي. تخلي كالمو

Selection Rule Example with Don't Cares



- Simplify $F(A, B, C, D)$ given on the K-map.



Product of Sums with Don't Care Example

- Find the optimum POS solution for:

$$F(A, B, C, D) = \sum_m (3, 9, 11, 12, 13, 14, 15) + \sum_d (1, 4, 6)$$



0 2 8 10
 $\bar{B}\bar{D}$
4 6 7 6
 $\bar{A}B$

POSF
↓
SOPF
↓
SOPF

$$\text{SOP } \bar{F}(A, B, C, D) = \bar{A}B + \bar{B}\bar{D}$$

$$\text{SOP } \bar{F}(A, B, C, D) = (A + \bar{B})(B + D)$$


Demorgan

Buffer

Output ← input
نفس

تسخدم لتقوية الإشارة
تسخدم لفائدة

- A **buffer** is a gate with the function $F = X$:



X	F
0	0
1	1


input output

- In terms of Boolean function, a buffer is the same as a connection!
- So why use it?**
 - A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation
 - Protection and isolation between circuits

NAND Gate ⇒ Not + AND


مدخله ١
وين ما اسفون (0) كوة
مى لوجين معاصلا Not

- The NAND gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0

$x \cdot y$ $x \cdot y$ $x \cdot y$
 $0 \cdot 0 \rightarrow 0 \rightarrow 1$
 $0 \cdot 1 \rightarrow 0 \rightarrow 1$
 $1 \cdot 0 \rightarrow 0 \rightarrow 1$
 $1 \cdot 1 \rightarrow 1 \rightarrow 0$



اذا كان اي وجبة 1
منه zero بجعل 1

$x \ y \ z$ $x \cdot y \cdot z$ $x \cdot y \cdot z$
 0 1 0 0 1
 1 1 1 1 0

- NAND** represents **NOT-AND**, i.e., the AND function with a NOT applied. The symbol shown is an **AND-Invert**. The small circle ("bubble") represents the invert function


$$\overline{F} = \overline{x \cdot y \cdot z} \longrightarrow \overline{x} + \overline{y} + \overline{z}$$

Buffer

Output ← Input
نفس

مشو الفانلة
مشو الطرف بينو وبين السالك
تستخدم لتقوية إشارة

- A **buffer** is a gate with the function $F = X$:



X	F
0	0
1	1

input output


- In terms of Boolean function, a buffer is the same as a connection!
- So why use it?
 - A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation

- Protection and isolation between circuits

NAND Gate ⇒ NOT + AND

مد خطه ا
وين ما اسفون (0) كوة
بي لوجين معناها Not


- The NAND gate has the following symbol and truth table:



$x \cdot y \rightarrow 0 \rightarrow \overline{x \cdot y}$
bubble

X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0

$x \cdot y$ $x \cdot y$ $\overline{x \cdot y}$
 $0 \cdot 0 \rightarrow 0 \rightarrow 1$
 $0 \cdot 1 \rightarrow 0 \rightarrow 1$
 $1 \cdot 0 \rightarrow 0 \rightarrow 1$
 $1 \cdot 1 \rightarrow 1 \rightarrow 0$



$F = \overline{X \cdot Y \cdot Z}$
 اذا كان اي دينة
 منفي zero بعلي 1

X	Y	Z	$x \cdot y \cdot z$	$\overline{x \cdot y \cdot z}$
0	1	0	0	1
1	1	1	1	0

- NAND represents **NOT-AND**, i.e., the AND function with a NOT applied. The symbol shown is an **AND-Invert**. The small circle ("bubble") represents the invert function


$$\overline{F} = \overline{x \cdot y \cdot z} \rightarrow x + \overline{y} + \overline{z}$$

دلوغث

NAND Gates (continued)

Handwritten notes: $X \cdot Y \cdot Z$ and $\overline{X+Y+Z}$

- Applying DeMorgan's Law gives Invert-OR (NAND)




- This NAND symbol is called Invert-OR, since inputs are inverted and then ORed together
- AND-Invert and Invert-OR both represent the NAND gate. Having both makes visualization of circuit function easier

NAND Gates (continued)


- Universal gate:** a gate type that can implement any Boolean function. The NAND gate is a universal gate.

Handwritten note: یعنی به تمام افعال ای F بیایه



Handwritten note: لما از اینها استفاده میکنیم یعنی Inverter And OR


- The NOR gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	0
1	0	0
1	1	0

Handwritten truth table for 2-input NOR:


X	0	1	1	1
Y	0	1	0	1
F	1	0	0	0



- NOR represents **NOT-OR**, i.e., the OR function with a NOT applied. The symbol shown is an **OR-Invert**. The small circle (“bubble”) represents the invert function

NOR Gates (continued)

- Applying DeMorgan's Law gives **Invert-AND** (NOR)






- This NOR symbol is called **Invert-AND**, since inputs are inverted and then ANDed together
- OR-Invert** and **Invert-AND** both represent the NOR gate. Having both makes visualization of circuit function easier

NOR Gates (continued)


universal Nor
 بقدر اعمل صحتها
 Invert And OR

The NOR gate is a universal gate:

لعموم الـ 0
 zero →
 NAND الـ 1
 1



OR using NOR




AND using NOR

Logic and Computer Design Fundamentals, 4e
 PowerPoint Slides
 © 2008 Pearson Education, Inc.

Hi-Impedance Outputs (Hi-Z)

⇒ open
 منطق
 1 ← logic 1

- Logic gates introduced thus far
 - have 1 and 0 output values,
 - cannot have their outputs connected together, and
 - transmit signals on connections in only one direction
- Three-state logic adds a third logic value, **Hi-Impedance (Hi-Z)**, giving three states: 0, 1, and Hi-Z on the outputs.
- Hi-Z can be also denoted as Z or z**
- The presence of a Hi-Z state makes a gate output as described above behave quite differently:
 - "1 and 0" become "1, 0, and Hi-Z"
 - "cannot" becomes "can," and
 - "only one" becomes "two"




Logic and Computer Design Fundamentals, 4e
 PowerPoint Slides
 © 2008 Pearson Education, Inc.

- This means that, looking back into the circuit, the output appears to be disconnected
- It is as if a switch between the internal circuitry and the output has been opened

- Hi-Z may appear on the output of any gate, but we restrict gates to 3-state buffer

Tri-State Buffer (3-State Buffer)

- For the symbol and truth table, **IN** is the data input, and **EN** is the control input



- For **EN = 0**, regardless of the value on **IN** (denoted by **X**), the output value is **Hi-Z**

Truth Table

<i>EN</i>	<i>IN</i>	<i>OUT</i>
0	X	Hi-Z
1	0	0
1	1	1


①
②
③

- For **EN = 1**, the output value follows the input value

active buffer
دایرکتیو بفر
بفر به شکل 3
in → output
نقش 3

Tri-State Buffer Variations

- By adding "bubbles" to signals:
 - Data input, IN, can be inverted
 - Control input, EN, can be inverted



ما يستعمل

EN	IN	OUT
0	X	Hi-Z
1	0	1
1	1	0

Not على IN في bubble
بغض
نفسه

لا يستعمل
bubble
ما يستعمل

EN	IN	OUT
0	0	0
0	1	1
1	X	Hi-Z

Zero لا يستعمل

بغض
الفعل
bubble

EN	IN	OUT
0	0	1
0	1	0
1	X	Hi-Z

لا يستعمل
bubble
active
Low

Tri-State Buffer Variations


0 → ما يستعمل → Hi-z

1 → يستعمل

Resolving 3-State Values on a Connection

- Connection of two tri-state buffer outputs, B_1 and B_0 , to a wire, OL (Output Line) → Multiplexed Output

EN_1	EN_0	IN_1	IN_0	B_1	B_0	OL
0	0	X	X	Hi-z	Hi-z	Hi-z
0	1	X	0	Hi-z	0	0
0	1	X	1	Hi-z	1	1
1	0	0	X	0	Hi-z	0
1	0	1	X	1	Hi-z	1
1	1	0	0	0	0	0
1	1	1	1	1	1	1
1	1	0	1	0	1	
1	1	1	0	1	0	



4 input $2^4 = 16$

هذه الحالة
بعضها يكون
الاستعمال
لها

الاستعمال

صاير ايهاهم في آخرها
لما يكونون خالين

Resolving 3-State Values on a Connection

▪ **Resulting Rule: At least one buffer output value must be Hi-Z. Why?**

- Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit

▪ **How many valid buffer output combinations exist?**

- 5 valid output combination

▪ **What is the rule for “n” tri-state buffers connected to wire, OL?**

- At least “n-1” buffer outputs must be Hi-Z
- **How many valid buffer output combinations exist ?**
 - Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z. Also all buffers can be Hi-Z. So there are $2n + 1$ valid combinations.

۱ zero input

Exclusive OR/ Exclusive NOR

- Uses for the XOR and XNORs gate include:
 - Adders/subtractors/multipliers
 - Counters/incrementers/decrementers
 - Parity generators/checkers

■ Definitions

- The XOR function is: $X \oplus Y = \bar{X}Y + X\bar{Y}$ \rightarrow 2 inputs \rightarrow 2 outputs
- The XNOR function is: $X \odot Y = \overline{X \oplus Y} = XY + \bar{X}\bar{Y}$

- Strictly speaking, XOR and XNOR gates *do not exist for more than two inputs*. Instead, they are replaced by odd and even functions

Proof: XNOR is the complement of XOR

$$\overline{X \oplus Y} = \overline{\bar{X}Y + X\bar{Y}}$$

$$\overline{X \oplus Y} = \overline{\bar{X}Y} \cdot \overline{X\bar{Y}} \rightarrow \text{وزعنا}$$


$$\overline{X \oplus Y} = (\bar{X} + \bar{Y})(X + Y)$$

$$\overline{X \oplus Y} = \underbrace{\bar{X}\bar{X}}_{\text{zero}} + X\bar{Y} + \bar{X}Y + \underbrace{Y\bar{Y}}_{\text{zero}}$$


$$X \odot Y = \overline{X \oplus Y} = XY + \bar{X}\bar{Y}$$

Symbols For XOR and XNOR


- XOR symbol:



- XNOR symbol:



- Shaped symbols exist only for two inputs



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 2 - Part 3

29

Truth Tables for XOR/XNOR

X	Y	$X \oplus Y$
0	0	0
0	1	1 m_1
1	0	1 m_2
1	1	0

X	Y	$X \odot Y (X \equiv Y)$
0	0	1 m_0
0	1	0
1	0	0
1	1	1 m_3

- The XOR function means: $X \text{ OR } Y$, but **NOT BOTH**

- Why is the XNOR function also known as the *equivalence* function, denoted by the operator \equiv ?


- Because the function equals 1 if and only if $X = Y$

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 2 - Part 3

30

- The simple SOP implementation uses the following structure:



- A NAND only implementation is:



XOR

- The XOR identities:

$X \oplus 0 = X$	$X \oplus 1 = \bar{X}$
$X \oplus X = 0$	$X \oplus \bar{X} = 1$
$X \oplus \bar{Y} = \bar{X} \oplus Y$	$\bar{X} \oplus Y = \bar{X} \oplus \bar{Y}$
$X \oplus Y = Y \oplus X$	
$(X \oplus Y) \oplus Z = X \oplus (Y \oplus Z) = X \oplus Y \oplus Z$	

لتبسيط

فقد را حتما
→ invertal

ما بقوت
كترتبا

- The XOR function can be extended to 3 or more variables. For more than 2 variables, it is called an odd function or modulo 2 sum (Mod 2 sum), not an XOR:

$$X \oplus Y \oplus Z = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ \text{ (Odd \# of 1's)}$$

odd 1 سه → 1 1 1 0 0 1 = 1 سه
1 سه → zero odd → 1

XNOR

~~Not odd function~~

- The XNOR identities:

$X \odot 0 = \bar{X}$	$X \odot 1 = X$
$X \odot X = 1$	$X \odot \bar{X} = 0$
$X \odot Y = Y \odot X$	
$(X \odot Y) \odot Z \neq X \odot (Y \odot Z) = X \odot Y \odot Z$	

$X \odot Y \odot Z$

- The XNOR function can be extended to 3 or more variables. For more than 2 variables, it is called an even function, not an XNOR:

$$X \odot Y \odot Z = \bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + \bar{X}\bar{Y}\bar{Z} \text{ (Even \# of 1's)}$$

- The even function is the complement of the odd function

even \rightarrow 1

Odd and Even Functions

- The 1s of an **odd function** correspond to minterms having an index with an odd number of 1s.

1 0001 \rightarrow 1 bit 1's odd
2 0010 \rightarrow 2 bits 1's even
4 0100
7 0111 \rightarrow 3 bits 1's odd

	y			
	0	1	3	2
x	4	5	7	6
	z			

	C			
	0	1	3	2
A	4	5	7	6
	D			

- The 1s of an **even function** correspond to minterms having an index with an even number of 1s.


0 0000
3 0011
5 0101
6 0110

	y			
	0	1	3	2
x	4	5	7	6
	z			

	C			
	0	1	3	2
A	4	5	7	6
	D			

Example: Odd Function Implementation


- Design a (3-input) odd function $F = X \oplus Y \oplus Z$ with 2-input XOR gates
- Factoring, $F = (X \oplus Y) \oplus Z$
- The circuit:



لا نو ما ايتاخر 2 input
لا 13 حتم مرتين

Example: Even Function Implementation

- Design 4-input even function $F = \overline{W \oplus X \oplus Y \oplus Z}$ with 2-input XOR and XNOR gates
- Factoring, $F = \overline{(W \oplus X) \oplus (Y \oplus Z)}$
- The circuit:



إذا عدد 1 زوجي odd 1
 إذا عدد 1 زوجي even 0
 ← even parity
 ↓
 (odd fun) XOR

110110 →
 ←
 even parity
 1 عدد زوجي

تحت XOR كسب مية parity *

تحت إذا صار في ذلك الة


X Parity Generators and Checkers

- In Chapter 1, a parity bit added to n-bit code to produce an n+1 bit code:
 - Add odd parity bit to generate code words with even parity
 - Add even parity bit to generate code words with odd parity
 - Use odd parity circuit to check code words with even parity
 - Use even parity circuit to check code words with odd parity

Example: $n = 3$. Generate even parity code words of length four with odd parity generator (XOR):

Check even parity code words of length four with odd parity checker (XOR):

Operation: $(X, Y, Z) = (0, 0, 1)$ gives $(X, Y, Z, P) = (0, 0, 1, 1)$ and $E = 0$.
 If Y changes from 0 to 1 between generator and checker, then $E = 1$ indicates an error



Overview

Part 1 – Design Procedure

Steps

- Specification
- Formulation
- Optimization
- Technology Mapping
- Verification

Technology Mapping - AND, OR, and NOT to NAND or NOR


Combinational Circuits

A combinational logic circuit has:

- A set of m Boolean inputs,
- A set of n Boolean outputs, and
- n switching functions, each mapping the 2^m input combinations to an output such that the current output depends only on the current input values

هذا الوصف لازم اعرف

A block diagram:



بصير كمان
من F بصير 1

ببدا على هذا الوصف

ببصير kmap
kmap

m Boolean Inputs

n Boolean Outputs

Design Example

- Specification:** Design a combinational circuit that has 3 inputs (X, Y, Z) and one output F , such that $F = 1$ when the number of 1's in the input is greater than the number of 0's (i.e. number of 1's ≥ 2)
 - This is called *majority function* (i.e. majority of inputs must be 1 for the function to be 1).

Formulation:



$F = 1$ logic \rightarrow $L >$ zero

دالة [1 = 1 دالة]
 zero [2 = 1 دالة]
 1 [1 = 0 دالة]


3 input $\rightarrow 2^3 = 8$ truth table

X	Y	Z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Design Example 1 Cont.

Optimization:


③ $F(X, Y, Z) = \underline{XY} + \underline{XZ} + \underline{YZ}$
 (6,7) (5,7) (3,7)



Technology Mapping:

- Mapping with a library containing inverters, 2-input AND, 2-input OR

④




- Specification:** Design a combinational circuit that compares 2-bit Binary number (A, B) and produce two outputs (O_1, O_0), such that:

$O_1 O_0 = 00$	When $A = B$ (and Both are even)
$O_1 O_0 = 01$	When $A < B$
$O_1 O_0 = 10$	When $A > B$
$O_1 O_0 = 11$	When $A = B$ and Both are odd

$A(A_1, A_0)$	$B(B_1, B_0)$	$O(O_1, O_0)$
00	00	00
00	01	01
00	10	01
00	11	01
01	00	10
01	01	11
01	10	01
01	11	01
10	00	10
10	01	10
10	10	00
10	11	01
11	00	10
11	01	10
11	10	10
11	11	11

Formulation:



Design Example 2 Cont.

Optimization and Technology Mapping:

مع 3 سكون
 out pub
 2 bits
 out pub
 Keymap

	O_0		B_1	
	0	1	3	2
		1	1	1
	4	5	7	6
		1	1	1
	12	13	15	14
A_1	8	9	11	10
			1	
			B_0	
O_1				B_1
	0	1	3	2

Optimization and Technology Mapping:

3 7 15 11


$B_1 B_0$

2 3 1 7

$\bar{A}_1 B_0$

2 3 7 6

$\bar{A}_1 B_1$



1 2 1 3 1 5 1 4


$A_1 A_0$

4 5 1 2 1 3

$\bar{B}_1 A_0$

1 2 1 3 8 9


$A_1 \bar{B}_1$






Design Example 2 Cont.

Optimization and Technology Mapping:

$$O_0 = (B_1 B_0 + \bar{A}_1 B_1) + \bar{A}_1 B_0$$



$$O_1 = (A_1 A_0 + A_0 \bar{B}_1) + A_1 \bar{B}_1$$



Design Example3

1. Specification


BCD to Excess-3 code converter
 لوضي
 Original
 مافرق

Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits

- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- BCD input is labeled A, B, C, D
- Excess-3 output is labeled W, X, Y, Z

Design Example3 Cont.

2. Formulation



① 0000
 الرقم هو 0
 $0 + 3 = 3 \rightarrow 0011$
 كحول Binary

② 0001
 الرقم هو 1
 $1 + 3 = 4 \rightarrow 0100$
 كحول Binary

BCD ABCD	Excess-3 WXYZ
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX

ما بين 0-9
 طبقة كبر

لوقف عند 9

Decimal
 0-9

Invalid don't care

$C \rightarrow \Sigma$

keymap 2

①
5 7 13 15
B D
7 6 15 14
C B
- 14
A

2
4/2
 $\bar{C} D B$
13 9 11
 $\bar{B} D$
3 2 11 10
 $C \bar{B}$

3
6 4 12 4
 $\bar{C} \bar{D}$
3 7 15 11
C D


4
0 4 12 8
2 6 14 10
D

$\bar{C} D B$ $\bar{B} D$ $C \bar{B}$ $\bar{C} \bar{D}$ $C D$
Essential

Design Example 3 Cont.

3. Optimization

$2^4 = 16$ $\begin{pmatrix} 1 & 1 \end{pmatrix}$



①

	C			
W	0	1	3	2
	4	5	7	6
	12	13	15	14
A	8	9	11	10

②

	D			
Y	1	3	2	
	4	5	7	6
	12	13	15	14
A	8	9	11	10

$\bar{C} D B$ $\bar{B} D$ $C \bar{B}$ $\bar{C} \bar{D}$ $C D$

③

	C			
X	0	1	3	2
	4	5	7	6
	12	13	15	14
A	8	9	11	10

④

	C			
Z	0	1	3	2
	4	5	7	6
	12	13	15	14
A	8	9	11	10

Design Example 3 Cont.





3. Optimization

$$W = A + (BC + BD)$$

$$X = \bar{B}D + \bar{B}C + B\bar{C}\bar{D}$$

$$Y = \bar{C}\bar{D} + CD$$

$$Z = \bar{D}$$



Chapter 3 - Part 1


Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

Design Example 3 Cont.

4. Technology Mapping

- Mapping with a library containing inverters, 2-input AND, 2-input OR

2 input AND
2 input OR



Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

Mapping to NAND gates

Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NAND gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs


NAND Mapping Algorithm


1. Replace ANDs and ORs:



2. Repeat the following pair of actions until there is at most one inverter between :

- A circuit input or driving NAND gate output, and
- The attached NAND gate inputs.






(a)

[OR]
↓
[NAND]


Symbol for
D →
input + output

↓
[OR]
↓
[NAND]




Symbol for
inverted + output

NAND Mapping Example




(a)




(b)

بصير العن $\overline{A \cdot B}$
 إذا 2 و 1 بصير العن

- 5 7
- 5 6
- 1 2
- 3 4



(c)



(d)

↑ ما في تبسيعا في كتر

Mapping to NOR gates

Assumptions:

- Gate loading and delay are ignored
- Cell library contains an inverter and n -input NOR gates, $n = 2, 3, \dots$
- An AND, OR, inverter schematic for the circuit is available


The mapping is accomplished by:

- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

NOR Mapping Algorithm


کامل AND اور
↓
NOR

1. Replace ANDs and ORs:




2. Repeat the following pair of actions until there is at most one inverter between :

- A circuit input or driving NOR gate output, and
- The attached NOR gate inputs.




NOR Mapping Example




(a)

محويل or
 ① على الرض
 ② بغيره + inverted


④ بغير الرض
 ⑤ بغيره + sub



NOR Mapping Example




(a)



(b)

بغيره
 1 1 2
 1 3
 D D D



(c)

Part 2 – Combinational Logic

- Functions and functional blocks →

- Rudimentary logic functions

Decoding using Decoders

- Implementing Combinational Decoders

Encoding using Encoders

- Selecting using Multiplexers

- Implementing Combinational Multiplexers

Functions with

Functions with

blocks
↓
Decoder
↓
Encoder
↓
Multiplexer

حل المسائل
على
(and)
او
حل المسائل
على
Fun

Functions and Functional Blocks

- The functions considered are those found to be very useful in design
- Corresponding to each of the functions is a combinational circuit implementation called a *functional block*
- In the past, functional blocks were packaged as small-scale-integrated (SSI), medium-scale integrated (MSI), and large-scale-integrated (LSI) circuits
- Today, they are often simply implemented within a very-large-scale-integrated (VLSI) circuit

حل المسائل
على
gates
0-15


حل المسائل
على
gates

حل المسائل

- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function

Functions of One Variable				
X	$F = 0$	$F = 1$	$F = X$	$F = \bar{X}$
0	0	1	0	1
1	0	1	1	0


- Value fixing : a, b
- Transferring : c
- Inverting : d
- Enabling : next slide



Enabling Function


- Enabling** permits an input signal to pass through to an output
- Disabling** blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be **Hi-Z** (as for three-state buffers and transmission gates), 0 , or 1

- When disabled, 0 output
- When disabled, 1 output




Decoding

- **Decoding:** the conversion of an n -bit input code to an m -bit output code with $n \leq m \leq 2^n$ such that each valid code word produces a unique output code
- Circuits that perform decoding are called **decoders**
- Functional blocks for decoding are
 - called n -to- m line decoders, where $m \leq 2^n$, and
 - generate 2^n (or fewer) minterms for the n input variables



1-to-2 Line Decoder



decoder
 على عمل آدرس في مخرج

- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's


1 in \rightarrow 2 out

- Only one output is active at a time

gate plus block interval


A	D_0	D_1
0	1	0
1	0	1

(a)



(b)

1 output line 0
1 output line 1



- Decoders are used to control multiple circuits by enabling only one of them at a time

2-to-4 Line Decoder

- When the decimal value of A equals the subscript of D_i , that D_i will be 1 and all others will be 0's


1 in \rightarrow 2 out

- Only one output is active at a time

gates plus a block for inversion


LSB	A	D_0	D_1
	0	1	0
	1	0	1

(a)



(b) line 0 is 0, line 1 is 1

line 0 is 0, line 1 is 1




- Decoders are used to control multiple circuits by enabling only one of them at a time

2-to-4 Line Decoder

A_1	A_0	D_0	D_1	D_2	D_3
0	0				
0	1				
1	0				
1	1				

(a)




(c)

- No more optimization is possible
- Note that the 2-to-4 line decoder is made up of two 1-to-2


2-to-4 Line Decoder

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

(a)



(c)



(b)


- No more optimization is possible
- Note that the 2-to-4 line decoder is made up of two 1-to-2 line decoders and 4 AND gates

4 2-LS and gates

ليس
سوم
200/1/2
(-)/k/ks


Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

② اخرج 2 الى 4



Chapter 3 1/2

3 to 8 decoder



	A_2	A_1	A_0	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
2	0	1	0	0	0	1	0	0	0	0	0
3	0	1	1	0	0	0	1	0	0	0	0
4	1	0	0	0	0	0	0	1	0	0	0
5	1	0	1	0	0	0	0	0	1	0	0
6	1	1	0	0	0	0	0	0	0	1	0
7	1	1	1	0	0	0	0	0	0	0	1

- $D_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0$
- $D_1 = \bar{A}_2 \bar{A}_1 A_0$
- $D_2 = \bar{A}_2 A_1 \bar{A}_0$
- $D_3 = \bar{A}_2 A_1 A_0$
- $D_4 = A_2 \bar{A}_1 \bar{A}_0$
- $D_5 = A_2 \bar{A}_1 A_0$
- $D_6 = A_2 A_1 \bar{A}_0$
- $D_7 = A_2 A_1 A_0$

3 2-LS invertal and gates 8 2-LS.

Cost and 24
L = 24 (8x3)
G = 24 + 3 = 27
invertal

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

Chapter 3


cost

$$L_s = 16 \times 4 = 64$$

$$G_s = 64 + 4 = 68$$

١٠١ $\underline{D_9} \quad A_3 \quad \bar{A}_2 \quad \bar{A}_1 \quad A_0$


٠٠٠ $D_{12} \quad A_3 \quad A_2 \quad \bar{A}_1 \quad \bar{A}_0$



وقتها باستخدام تلك واحد
بدل ستايت في and (2)
نقل cost

Decoder Expansion

بين decoder و cost باحترام
اقل



cost

$$(164 \times 2) + 7 = 335$$

street ford method

$$(128 \times 4) + 7$$

enabling circuits to the outputs

table below for function

combination containing two X's represent four binary combinations

equally, can be viewed as distributing value of signal EN to 1 of 4

case, it is called a *Demultiplexer*

	EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
D ₀	0	X	X	0	0	0	0
D ₁	1	0	0	1	0	0	0
D ₂	1	0	1	0	1	0	0
D ₃	1	1	0	0	0	1	0
	1	1	1	0	0	0	1


(a)

اگر EN = 0 decoder disabled
 EN → 0 کلو 0 یعنی ان پوت
 input

EN → 1 decoder فعال
 کار

بھٹی 1 کلو ←

بھٹی 1 کلو →



Cost
 $(5 \times 32) + 5 = 165$

* اول شي بقسم 5 على 2 = 2.5
 + تاني شي بحسب واحد دخلين (3) وبقتيل الفص من تاني دخلين 2

* بقسم 2 على 2 = 1
 + بقسم 3 على 2 و بحسب واحد (1.5) دخلين و تاني بقسب الفص دخلين 1


من وين ما اشوف 1 معناها انا بكون

مستعمل 1 to 2 decoder


السيف منو على ان رحليني Karnaugh map و كسو

4 6 ا حوض 2 : كبح آل New مع كسورالي مبنوع (and)
 حتا 2 4 and gab

- Attach *4-enabling* circuits to the outputs
- See truth table below for function
 - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
 - In this case, it is called a *Demultiplexer*



EN	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1



2-to-4 Decoder using 1-to-2 Decoders and Inverters

A₁
 zero ← 0
 1 ← 0
 2 ← 1
 3 ← 1

A₀
 0
 1
 0
 1

D ₀	D ₁
1	0
0	1
0	0
0	0

1st 1-to-2 Decoder
 مۆدل غنا D₀ D₁

D ₂	D ₃
0	0
0	0
1	0
0	1

2nd 1-to-2 Decoder
 مۆدل غنا D₂ D₃

↓
 كى line بكون
 عليه 1 حسب رقم صادر

از 1 خط 1 to 2
 اذن بجيب تين 1 to 2

Decoders and Inverters


Mostb	A_1	A_0
↓	0	0
↓	0	1
↓	1	0
↓	1	1

D_0	D_1
1	0
0	1
0	0
0	0

D_2	D_3
0	0
0	0
1	0
0	1

1st 1-to-2 Decoder

2nd 1-to-2 Decoder



ما بين ربطا خرد و signal
 بدى اخدم EN عشان
 واصر يكون EN والباقى
 disable
 عشان واصر فيهم يكون (1)
 والباقى zero

من اى اى اى
 signal 5
 والباقى لا يكون
 A1 zero
 1 ← راج بيخلى
 2 ← راج بيخلى
 لا يكون A1 (1)
 راج بيخلى
 راج بيخلى

من اى اى اى
 راج بيخلى

2 to 4 Decoders and Inverters

Most MSB Most significant Varib

A_2	A_1	A_0
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

D_0	D_1	D_2	D_3
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0

1st 2-to-4 Decoder

D_4	D_5	D_6	D_7
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
1	0	0	0
0	1	0	0
0	0	1	0
0	0	0	1

2nd 2-to-4 Decoder


A_2 Most اذن EN

(1) → D_0, D_1, D_2, D_3 مسؤولة


(2) → D_4, D_5, D_6, D_7 مسؤولة

بجدين سبب A_2 ل EN من كانه

و كذا بواسطة Inverter




من رت و انا من رت كذا



$A_3 A_2 A_1 A_0$ | $D_0 D_1 D_2 D_3$ | $D_4 D_5 D_6 D_7$ | $D_8 D_9 D_{10} D_{11}$ | $D_{12} D_{13} D_{14} D_{15}$
 Most

2 to 4 decoder (4) ٢ إلى ٤



4-to-16 Decoder using Only 2-to-4 Decoders

- Sum-of-minterms expression
- One n -to- 2^n -line decoder
- m OR gates, one for each function
- For each function, the OR gate has k inputs, where k is the number of minterms in the function

▪ **Approach 1:**

- Find the truth table for the functions
- Make a connection to the corresponding OR from the corresponding decoder output wherever a 1 appears in the truth table

▪ **Approach 2**

- Find the minterms for each output function
- OR the minterms together

decoder هو Function Just

Example 1

① Fun كذا يكون
② مخرج الـ out للـ المinterms نفس

- Implement function f using decoder and OR gate:

$$f(x, y, z) = x\bar{z} + \bar{x}y$$

① $n = 3$ variables \rightarrow 3-to-8 decoder


② One function \rightarrow One OR gate

- Solution: Convert f to SOM format

$$f = x\bar{z}(y + \bar{y}) + \bar{x}y(z + \bar{z}) = xy\bar{z} + x\bar{y}\bar{z} + \bar{x}yz + \bar{x}y\bar{z}$$

$$f(x, y, z) = \sum_m(2,3,4,6) \rightarrow 4\text{-input OR gate}$$

▪ **Decoder is a Minterm Generator**



مخرج الـ out للـ المinterms نفس
بـ OR الـ


- Implement function f using decoder and OR gate:

$$f(w, x, y, z) = \sum_m (0, 4, 8, 11, 12, 14, 15)$$

7 minterms

- $n = 4$ variables \rightarrow (4-to-16 decoder)
- One function with 7 minterms \rightarrow One 7-input OR gate

- If number of minterms is greater than $\frac{2^n}{2}$, then design for complement F (\bar{F}) and use NOR gate instead of OR to generate F



سولن الـ OR بـ 7 مداخل

Example 3

- Implement functions C and S using decoder and OR gates:

- $n = 3$ variables \rightarrow 3-to-8 decoder

- Two function \rightarrow Two OR gates


- Solution:

- $C = \sum_m (3, 5, 6, 7) \rightarrow$ 4-input OR gate

- $S = \sum_m (1, 2, 4, 7) \rightarrow$ 4-input OR gate

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


↓
 1 مداخل 1 مداخل
 3, 5, 6, 7 1, 2, 4, 7



Example 5


- Implement function F using 3-to-8 decoder, AND gate and inverters: $F(A, B, C) = \sum_m(1,3,5,7)$

- Solution with 5 inverters:




- Solution with 4 inverters:

- $F(A, B, C) = \prod_M(0,2,4,6)$



(Input اور Output) and فیڈ بک (Feedback)



- Implement the following set of odd parity functions

(A_7, A_6, A_5, A_4)

$$P_1 = A_7 \oplus A_5 \oplus A_4$$

$$P_2 = A_7 \oplus A_6 \oplus A_4$$

$$P_3 = A_7 \oplus A_6 \oplus A_5$$


- Finding sum of minterms expressions

$$P_1 = \sum_m(1,2,5,6,8,11,12,15)$$

$$P_2 = \sum_m(1,3,4,6,8,10,13,15)$$

$$P_3 = \sum_m(2,3,4,5,8,9,14,15)$$

- Find circuit
- Is this a good idea?



۱۱/۲۰۱۶


دکتر سید علی حسینی

Encoding

- **Encoding:** the opposite of decoding - the conversion of an m -bit input code to a n -bit output code with $n \leq m$. 2^n such that each valid code word produces a unique output code
- Circuits that perform encoding are called **encoders**
- An encoder has 2^n (or fewer) input lines and n output lines which **generate the binary code corresponding to the input values**
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears


2-to-1

	D1	D0	A
0	0	0	0
1	0	1	1



کیف بشغل
 ① بطرح کی input ہوتی ہے
 ای علیہ 1 و بطرحی رقم کی out


فی شروٹ
 ① مختلف ہوتے ہیں
 اکثر ص 1
 (لوگان داغ ندرس ہا بعدین)



D_1	D_0	A
0	0	Invalid Input
0	1	0
1	0	1
1	1	Invalid Input


خط 0
خط 1
خط 2
خط 3
خط 4
خط 5
خط 6
خط 7
خط 8
خط 9
خط 10
خط 11
خط 12
خط 13
خط 14
خط 15
خط 16
خط 17
خط 18
خط 19
خط 20
خط 21
خط 22
خط 23
خط 24
خط 25
خط 26
خط 27
خط 28
خط 29
خط 30
خط 31
خط 32
خط 33
خط 34
خط 35
خط 36
خط 37
خط 38
خط 39
خط 40
خط 41
خط 42
خط 43
خط 44
خط 45
خط 46
خط 47
خط 48
خط 49
خط 50
خط 51
خط 52
خط 53
خط 54
خط 55
خط 56
خط 57
خط 58
خط 59
خط 60
خط 61
خط 62
خط 63
خط 64
خط 65
خط 66
خط 67
خط 68
خط 69
خط 70
خط 71
خط 72
خط 73
خط 74
خط 75
خط 76
خط 77
خط 78
خط 79
خط 80
خط 81
خط 82
خط 83
خط 84
خط 85
خط 86
خط 87
خط 88
خط 89
خط 90
خط 91
خط 92
خط 93
خط 94
خط 95
خط 96
خط 97
خط 98
خط 99
خط 100

8 Rows
line 0 low
line 1 low



$$A = D_1 \cdot \overline{D_0}$$


(b)



(c)

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


16 Rows



$$A_0 = D_1 + D_3$$

$$A_1 = D_2 + D_3$$

(b)




(c)

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2000 Prentice Hall Education, Inc.

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


(a)



$$A_0 = D_1 + D_3$$

$$A_1 = D_2 + D_3$$

(b)




(c)

[1 out $\overline{D_0}$]
in
out
[2 out $\overline{D_0}$]

D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a)




$$A_0 = D_1 + D_3$$

$$A_1 = D_2 + D_3$$


(b)

سوالج
Expression

توقف من بعد 1 وپسيت (موجوده حال)



(c)



8-to-3 Encoder (Octal-to-Binary Encoder)

D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

(a)



$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$


(b)

توقف من بعد 1 وپسيت (موجوده حال)
اي ځاي
out 0 zero ← D_0
out 1 ← D_1



D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	1	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	1	0	0	0	0	0	1	0	0
0	1	0	0	0	0	0	0	1	0	1
1	0	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1

(a)



لازم اعداد على 8

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$

(b)

(c)

فقط لو كان بي
مستخلص من 0-5
D7 D6 يكونو (X)
dont care Chapter 3 49

Decimal-to-BCD Encoder

- Inputs: 10 bits corresponding to decimal digits 0 through 9, (D_9, \dots, D_0)

الرقم 9


9 → 1001

مثال من 0-9
16-4 encoder
10-16 X dont care

- Outputs: 4 bits with BCD codes (A_3, A_2, A_1, A_0)
- Function: If input bit D_i is a 1, then the output is the BCD code for i
- The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly

4-to-2 Low Priority Encoder

D_3	D_2	D_1	D_0	A_1	A_0
X	X	X	1	0	0
X	X	1	0	0	1
X	1	0	0	1	0
1	0	0	0	1	1



✓ صون ۳ اكون اي بطني 1 و بطني صفر

$$A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

$$A_0 = \cancel{D_1 \bar{D}_0} + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

اذا كان عند 1 2 3 D_1, D_0 صفر

فكرة Low
بطلع من فوق
لنظا القى واحد
بطرفين من فوق

1 و

مثلا D_0 0
 D_1 0
 D_2 1
 D_3 X

4-to-2 Low Priority Encoder

#_of_Minterms/ Rows	D_3	D_2	D_1	D_0	A_1	A_0	V
1	0	0	0	0	X	X	0
8	X	X	X	1			
4	X	X	1	0			
2	X	1	0	0			
1	1	0	0	0			

(a)

$$A_0 = D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

$$A_0 = \bar{D}_0 (D_1 + D_3 \bar{D}_2 \bar{D}_1)$$

صون $A_0 = \bar{D}_0 (D_1 + D_3 \bar{D}_2)$

مختصر $A_0 = D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_0$

مختصر $A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$


$$A_1 = \bar{D}_1 \bar{D}_0 (D_2 + D_3 \bar{D}_2)$$

$$A_1 = \bar{D}_1 \bar{D}_0 (D_2 + D_3)$$

$$A_1 = D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_1 \bar{D}_0$$

$$V = D_3 + D_2 + D_1 + D_0$$

(b)



4-to-2 High Priority Encoder

#_of_Minterms/ Rows	D_3	D_2	D_1	D_0	A_1	A_0	V
1	0	0	0	0	X	X	0
1	0	0	0	1	0	0	1
2	0	0	1	X	0	1	1
4	0	1	X	X	1	0	1
8	1	X	X	X	1	1	1

$$A_0 = D_3 + \overline{D_3} \overline{D_2} D_1$$

$$A_0 = D_3 + \overline{D_2} D_1$$

$$A_1 = D_3 + \overline{D_3} D_2$$

$$A_1 = D_3 + D_2$$

$$V = D_3 + D_2 + D_1 + D_0$$


بگت کیں
in

(b)
High

دیکھو گناکت
1 دیکھو گناکت

صفروں کو D_1 علیحدہ
Zero D_2, D_3 پر 0 پر 0


(a) ہر عدد



5-input Priority Encoder

- Priority encoder with 5 inputs (D_4, D_3, D_2, D_1, D_0) - highest priority to most significant 1 present - Code outputs A_2, A_1, A_0 and V where V indicates at least one 1 present

No. of Min-terms/Row	Inputs					Outputs			
	D_4	D_3	D_2	D_1	D_0	A_2	A_1	A_0	V
1	0	0	0	0	0				
1	0	0	0	0	1				
2	0	0	0	1	X				
4	0	0	1	X	X				
8	0	1	X	X	X				
16	1	X	X	X	X				




دیکھو گناکت

- X's in input part of table represent 0 or 1; thus table entries correspond to product terms instead of minterms. The column on the left shows that all product terms in the table

input و output ليا

Selecting

- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
 - A set of information inputs from which the selection is made
 - A single output
 - A set of control lines for making the selection
- Logic circuits that perform selecting are called **multiplexers**
- Selecting can also be done by three-state logic




Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Multiplexers (MUX) (Data Selectors)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has n control inputs (S_{n-1}, \dots, S_0) called selection inputs, 2^n information inputs (I_{2^n-1}, \dots, I_0), and one output Y
- A multiplexer can be designed to have m information inputs with $m < 2^n$ as well as n selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires

از اكان n selection line
 m input $< 2^n$
 one input 2^n
 selection input



Y → out
 I → in
 S → sel line

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

2-to-1-Line MUX

- Since $2 = 2^1$, $n = 1$
- The single selection variable S has two values:

- $S = 0$ selects input I_0
- $S = 1$ selects input I_1




The equation:

$$Y = \overline{S}I_0 + SI_1$$

The circuit:

S	I_1	I_0	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

S	Y
0	I_0
1	I_1




4-to-1-Line MUX

- Since $4 = 2^2$, $n = 2$
- There are two selection variables ($S_1 S_0$) and they have four values:
 - $S_1 S_0 = 00$ selects input I_0
 - $S_1 S_0 = 01$ selects input I_1
 - $S_1 S_0 = 10$ selects input I_2
 - $S_1 S_0 = 11$ selects input I_3


The equation:

$$Y = \overline{S_1} \overline{S_0} I_0 + \overline{S_1} S_0 I_1 + S_1 \overline{S_0} I_2 + S_1 S_0 I_3$$

$S_1 S_0$	Y
00	I_0
01	I_1
10	I_2
11	I_3



- 2-to-4-line decoder
- 4 2-input AND gates
- 4-input OR gate




2-to-1-Line MUX Cont.

- Note the regions of the multiplexer circuit shown: انا بحاجة الى

- 1-to-2-line Decoder
- 2 Enabling circuits
- 2-input OR gate

- In general, for an 2^n -to-1-line multiplexer:

- n -to- 2^n -line decoder
- 2^n 2-input AND gate
- One 2^n -input OR gate



Homework

Implement 8-to-1-Line MUX and 64-to-1 MUX:

- How many select lines are needed? $3/6$
- Decoder size? $6 \rightarrow 64$
- How many 2-input AND gates are needed? 64
- What is the size of the OR gate?

$(32) \rightarrow 1$
 select line 5
 $5 \rightarrow 32$ decoder
 $32 \rightarrow 2$ and
 1 or 2^5 input

$8 \rightarrow 1$
 select line $\rightarrow 3$
 $3 \rightarrow 8$ decoder
 8 2-input and
 1 OR 8 input

$64 \rightarrow 1$
 select line 6
 $6 \rightarrow 64$ decoder
 6 2-input and
 1 OR 64 input
 Chapter 3 67


Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer

* كانت input عبارة
 مثلا عن اشخاص
 I_0, I_1, \dots

4 خلاصه جروب
 I_0 جروب 1
 I_1 جروب 2
 \vdots



* قبل ما كان bit واحد (جروب) بجوه bits
 Selection S_1, S_0 ما بتغير
 يعني بيادي على جروب ما بتغير
 تم وزنه 2 bits او اكثر يعني
 اسمو
 [عدد وفضل ثابت ما بتغير]

U-1 multiplexer


Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

لسن ما خليت input عبارة عن
 صر اسمو dual كل جروب عبارة عن 2 bit


Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer

Quad 4 بیت
Dual 2 بیت



?



(m) bit wide 2^n to 1 Mux

(1) n to 2^n line decoder \Rightarrow بیت






Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

(2) m 2^n 2 input and gate \Rightarrow بیت

(3) m 2^n input OR gate \Rightarrow بیت

Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer




اندرگات بیت

$m = 2^n$
 $4 + 4 = 16$

Multiplexer Width Expansion Cont.

Building

- Can be thought of as four 4-to-1 MUXes:




يمكن افكر في
بطريقة اخرى
عندي Mux بها 4
لاكن 150 ثابتين

1 bit width

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Other Selection Implementations

Three-state logic




	S_1	S_0	Y
حالة اول	0	0	I_0
حالة ثانيا	0	1	I_1
حالة ثالثة	1	0	I_2
حالة رابعة	1	1	I_3

* صيغ اول مرة
بناء على S_1
* صيغ ثانيا مرة
بناء على S_0

$I_0 I_1 I_2 I_3 \Rightarrow$ 4 input 4 to 1 Mux
 $S_0 S_1 \Rightarrow$ 2 select line


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

- 4-to-1 MUX using three 2-to-1 MUXes



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

- 6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX




S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

6 input
مداخل
لا زائد (X)
والزائد


Building Large MUXES from Smaller Ones

- 4-to-1 MUX using three 2-to-1 MUXes



S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

- 6-to-1 MUX using two 4-to-1 MUXes and one 2-to-1 MUX



S_2	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

101
X
S1
S2

Logic and Computer Design Fundamentals, 4e
PowerPoint Slides
© 2008 Pearson Education, Inc.

11
0 50
اس
S2

Homework

- Build an 8-to-1 MUX using:
 - Two 4-to-1 MUX and one 2-to-1 MUX
 - One 4-to-1 MUX and multiple 2-to-1 MUXes
 - Only 2-to-1 MUXes (How many MUXes are need?)

Chapter 3 75

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Combinational Logic Implementation - Multiplexer Approach 1

- Implement m functions of n variables with:
 - Sum-of-minterms expressions
 - An m -wide 2^n -to-1-line multiplexer
- Design:
 - Find the truth table for the functions
 - In the order they appear in the truth table:
 - Apply the function input variables to the multiplexer select inputs S_{n-1}, \dots, S_0
 - Label the outputs of the multiplexer with the output variables
 - Value-fix the information inputs to the multiplexer using the values from the truth table (for don't cares, apply either 0 or 1)

m function n variables
① m -bit 2^n to 1 max
 $n-1$
② m -bit 2 to 1 max
+ Inverter

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 76


Example 1

- Implement the following function using a single MUX based on Approach 1 : $F(x, y, z) = \sum m(0, 5, 7)$

Solution:

- Single function $\rightarrow m=1$
- 3 variables $\rightarrow n=3 \rightarrow 8\text{-to-1 MUX}$
- Fill the truth table of F

x	y	z	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1



1 bit 3 var
 2^n to 1 8 to 1 MUX

Example 2: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right

Gray Code ABC	Binary Code XYZ
000	000
001	001
011	010
010	011
110	100
111	101
101	110
100	111

الجدول هون
 جازم صو فطون
 من اصول من Gray ل Binary
 من الجدول عبارة عن 3 bit


لازم اكتب 5, 2, 5, 0
 هون صو مرسين

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that $X = A$. However, Y and Z are more complex
- Two functions (Y and Z) $\rightarrow m = 2$
- 3 variables ($A, B,$ and C) $\rightarrow n = 3$
- Functions Y and Z can be implemented using a dual 8-to-1-line multiplexer by:
 - connecting $A, B,$ and C to the multiplexer select inputs
 - placing Y and Z on the two multiplexer outputs
 - connecting their respective truth table values to the inputs

	Gray Code ABC	Binary Code XYZ
0	000	000
1	001	001
2	010	011
3	011	010
4	100	111
5	101	110
6	110	100
7	111	101

البيانات
 3 variab
 8 to 1 Mux
 width 3 bit

Gray to Binary Code Cont.



2bit
 هذه السلسلة انه سبب A مع X و سبب 2bit
 [مخرجات Mux]
 من عادي اذا سبب 3

Combinational Logic Implementation - Multiplexer Approach 2

Implement any m functions of n variables by using:

- An m -wide $2^{(n-1)}$ -to-1-line multiplexer
- A single inverter if needed

*m function n variables
 2ⁿ⁻¹ to 1 Mux
 (+) m inverter*

Design:

- Find the truth table for the functions
- Based on the values of the most significant $(n-1)$ variables, separate the truth table rows into pairs
- For each pair and output, define a rudimentary function of the least significant variable (0, 1, X, \bar{X})
- Connect the most significant $(n-1)$ variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
- Use the inverter to generate the rudimentary function \bar{X}

Example 1


Implement the following function using a single MUX and an inverter (if needed) based on Approach 2:

$$F(A, B, C, D) = \sum_m (1, 3, 4, 10, 13, 14, 15)$$

*1 function
 4 variable*

Solution:

- Single function $\rightarrow m = 1$
- 4 variables $\rightarrow n = 4 \rightarrow$ 8-to-1 MUX
- Fill the truth table of F *2⁴⁻¹ to 1
 2³ to 1*



A	B	C	D	F	
0	0	0	0	0	F = D
0	0	0	1	1	
0	0	1	0	0	F = D
0	0	1	1	1	
0	1	0	0	1	F = \bar{D}
0	1	0	1	0	
0	1	1	0	0	F = 0
0	1	1	1	0	
1	0	0	0	0	F = 0
1	0	0	1	0	
1	0	1	0	1	F = \bar{D}
1	0	1	1	0	
1	1	0	1	1	F = D
1	1	0	0	0	
1	1	1	0	1	F = 1
1	1	1	1	1	

Example 2: Gray to Binary Code


Gray Code ABC	Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z
000	000	$Y = 0$	$Z = C$
001	001		
010	011	$Y = 1$	$Z = \bar{C}$
011	010		
100	111	$Y = 1$	$Z = \bar{C}$
101	110		
110	100	$Y = 0$	$Z = C$
111	101		

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 83

Gray to Binary Code Cont.

- Assign the variables and functions to the multiplexer inputs:



- Note that Approach 2 reduces the cost by almost half compared to Approach 1


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 3 84

Demultiplexer (DMUX)

- Opposite of multiplexer
- Receives one input and directs it to one from 2^n outputs based on n -select lines
- Example: 1-to-2 DMUX

Q_0 de select I for 0
 Q_1 de select I for 1




equations

$$Q_0 = \bar{S}I$$

$$Q_1 = SI$$

S	I	Q ₁	Q ₀
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0





▪ DMUX \equiv Decoder with Enable

1-to-4 DMUX

out pub
 zero

- $Q_0 = \bar{S}_1 \bar{S}_0 I$
- $Q_1 = \bar{S}_1 S_0 I$
- $Q_2 = S_1 \bar{S}_0 I$
- $Q_3 = S_1 S_0 I$

	S ₁	S ₀	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0	I
1	0	1	0	0	I	0
2	1	0	0	I	0	0
3	1	1	I	0	0	0



Functional Block: Half-Adder

- A 2-input, 1-bit width binary adder that performs the following computations:

	X	0	0	1	1
	+Y	+0	+1	+0	+1
	CS	00	01	01	10
		C S	C S	C S	C S

Sum ←
Carry ←
ایک نئے کی دھار
ایک نئے کی دھار

تعمیر
ب
Binary

- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a **sum bit (S)** and a **carry bit (C)**
- The half adder can be specified as a truth table for S and C ⇒

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Logic Simplification and Implementation:

Half-Adder

سچ 2 bit دھار
و بطور جواب

2 bit دھار
HA

- The K-Map for S, C is:

S		Y
	0	1 ₁
X	1 ₂	3


C		Y
	0	1
X	2	1 ₃

سوف من بیرون
1 دھار


$$S = X \cdot \bar{Y} + \bar{X} \cdot Y = X \oplus Y$$

$$C = X \cdot Y$$

- The most common half adder implementation is:



HA دیزائن جو




- Iterative combinational circuits
- Binary adders
 - Half and full adders
 - Ripple carry adders
- Binary subtraction
- Binary adder-subtractors
 - Signed binary numbers
 - Signed binary addition and subtraction
 - Overflow
- Binary multiplication → 2
- Other arithmetic functions
 - Design by contraction

نري امكي عن
 العمليات الحسابية
 كيف يتم على
Binary number

Iterative Combinational Circuits


- Arithmetic functions
 - Operate on binary vectors
 - Use the same sub-function in each bit position
- Can design functional block for the sub-function and repeat to obtain functional block for overall function

- **Cell:** sub-function block



- Iterative array: array of interconnected cells

Block Diagram of an Iterative Array




Example: $n = 32$

$$n + n + 1 + 1 = 66$$

• Number of inputs = $32 * 2 + 1 + 1 = 66$

Step Truth table rows = 2^{66}

- Equations with up to 66 input variables
- Equations with huge number of terms
- Design impractical!



Iterative array takes advantage of the regularity to make design feasible

Handwritten note: *cell ناسبتك الى مع بضع*

Functional Blocks: Addition

عز.

• Binary addition used frequently

• Addition Development:

cell • Half-Adder (HA): a 2-input bit-wise addition functional block

cell • Full-Adder (FA): a 3-input bit-wise addition functional block

• Ripple Carry Adder: an iterative array to perform vector binary addition

Handwritten note: *cell ناسبتك الى*

Functional Block: Half-Adder (HA)

Func

- A 2-input, 1-bit width binary adder that performs the following computations:

X	0	0	1	1
+Y	+0	+1	+0	+1
CS	00	01	01	10
	CS	CS	CS	CS

Sum ←
 carry
 اکی رطع سی
 اکی نیک اکی رطع سی

↓
 2 bit
 Binary

- A half adder adds two bits to produce a two-bit sum

- The sum is expressed as a sum bit (S) and a carry bit (C)

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

- The half adder can be specified as a truth table for S and C ⇒

Logic Simplification and Implementation:

Half-Adder ⇒ 'سج 2 bit سچوون و رطع اکیو اب' [2 bit سچوون HA]

- The K-Map for S, C is:

$S = X \cdot \bar{Y} + \bar{X} \cdot Y = X \oplus Y$
 $C = X \cdot Y$


[S]

	Y
0	1
X	1
	3


[C]

	Y
0	1
X	1
	3


- The most common half adder implementation is:



HA دیزاین جو



Functional Block: Full-Adder



A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a *sum bit (S)* and a *carry bit (C)*

- For a carry-in (Z) of 0, it is the same as the half-adder:


Z	0	0	0	0
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	00	01	01	10

صوت تمثيل الأعداد بـ 3 bits

- For a carry-in (Z) of 1:

Z	1	1	1	1
X	0	0	1	1
+Y	+0	+1	+0	+1
CS	01	10	10	11

3 → 11





Logic Optimization: Full-Adder

- Full-Adder Truth Table:

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

- Full-Adder K-Map:



$S = \bar{X}\bar{Y}Z + \bar{X}YZ + X\bar{Y}\bar{Z} + XYZ$ $C = XZ + XY + YZ$

- The S function is the three-bit XOR function (Odd Function):



$S = X \oplus Y \oplus Z$ odd function

- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:

$C = XY + (X \oplus Y)Z$

على الأقل يكون (1) ← (2) Carry

HA
 1 0 1 0
 0 1 0 1
 0 1 0 1
 HA
 and



2 XOR gate
 2 2-input and gate
 one 2input OR gate

$(x \oplus y) + (z \cdot (x + y))$

Binary Adders

Vector of cell

- To add multiple operands, we "bundle" logical signals together into vectors and use functional blocks that operate on the vectors
- Example: 4-bit ripple carry adder adds input vectors $A(3:0)$ and $B(3:0)$ to get a sum vector $S(3:0)$
- Note: carry-out of cell i becomes carry-in of cell $i + 1$


Description	Subscript	Name
	3 2 1 0	
Carry In →	0 1 1 0	C_i
Augend	1 0 1 1	A_i
Addend	0 0 1 1	B_i
Sum	1 1 1 0	S_i
Carry out →	0 0 1 1	C_{i+1}

4-bit Ripple-Carry Binary Adder

RCA

4 bit

- A four-bit Ripple Carry Adder made from four 1-bit Full Adders:



Homework

عسا

When we subtract one bit from another, two bits are produced: *difference bit (D)* and *borrow bit (B)*

طرح عادي
 باق من جنب
 اذا ما زبط عني

	X	0 0	1 0	0 1	0 1
	-Y	-0	-1	-0	-1
	B D	0 0	1 1	0 1	0 0
		B D	B D	B D	B D

Algorithm:

- Subtract the *subtrahend (N)* from the *minuend (M)*
- If no end borrow occurs, then $M \geq N$ and the result is a non-negative number and correct
- If an end borrow occurs, then $N > M$ and the difference $(M - N + 2^n)$ is subtracted from 2^n , and a minus sign is appended to the result

$$\begin{matrix} 0 & m \\ - & n \end{matrix} \quad n > m \Rightarrow (m - n + 2^n) \quad \ominus(n - m)$$

$$\begin{matrix} 0 & - & 1 & + & 2 \\ - & 1 & + & 2 & = & 1 \end{matrix}$$

Unsigned Subtraction

Examples:

$$\begin{matrix} 0 & 1010 \\ 0 & 1001 \\ - & 0111 \\ \hline & 0010 \end{matrix}$$
 No Borrow

$$\begin{matrix} 0 & 1010 \\ (n) & 0100 \\ - & 0111 \\ \hline B & 1101 \end{matrix}$$

$$\begin{matrix} 1 & 1 \\ (m) & 10011 \\ - & 11110 \\ \hline B & 10101 \end{matrix}$$

$$\begin{matrix} 0 & 10010110 \\ - & 01100100 \\ \hline & 00110010 \end{matrix}$$

$$\begin{matrix} 1 & 01100100 \\ - & 10010110 \\ \hline B & 11001110 \end{matrix}$$

$$\begin{matrix} 2^n & 10000 \\ - & 1101 \\ \hline (-) & 0011 \end{matrix}$$

$$\begin{matrix} 2^n & 100000 \\ - & 10101 \\ \hline (-) & 01011 \end{matrix}$$
 2's com
 ب 2's


$$\begin{matrix} 2^n & 100000000 \\ - & 11001110 \\ \hline (-) & 00110010 \end{matrix}$$
 2's com
 ب 2's

عاش تطرح من القاع
 انا
 Borrow

في حالة
 Borrow 1
 2's com

- The subtraction, $2^n - D$, is taking the *2's complement of D*
- To do both unsigned addition and unsigned subtraction requires:

- Addition and Subtraction are performed in parallel and Subtract/Add chooses between them



- Quite complex!
- **Goal:** Shared simpler logic for both addition and subtraction
- Introduce complements as an approach

Complements

- For a number system with radix (r), there are two complements:

- **Diminished Radix Complement**

- Famously known as $(r - 1)$'s complement

- Examples:

- 1's complement for radix 2
- 9's complement for radix 10

Handwritten notes: $r=10 \rightarrow (r-1)$'s complement. Includes Arabic text: 'مثلاً' (for example), 'ممتاز' (excellent), 'عنه' (with it).

- For a number (N) with n-digits, the diminished radix complement is defined as:

$(r^n - 1) - N$

- **Radix Complement**

- Famously known as *r's complement* for radix r

- Examples:

- 2's complement in binary
- 10's complement in decimal

- For a number (N) with n-digits, r's complement is defined as:

• $r^n - N$, when $N \neq 0$

Diminished Radix Complement

- If N is a number of n -digits with radix (r), then
 - $N + (r-1)$'s complement of $N = \underbrace{(r-1)(r-1)(r-1) \dots (r-1)}_{n\text{-digits}}$
 - The $(r-1)$'s complement can be computed by subtracting each digit from $(r-1)$
- Example: Find 1's complement of $(1011)_2$ *مراجعة البتات*
 - $r=2, n=4$ *عدد البتات*
 - Answer is $(2^4 - 1) - (1011)_2 = (0100)_2$ $(1111)_2 - (1011)_2 = (0100)_2$
 - Notice that $(1011)_2 + (0100)_2 = (1111)_2$ which is $\underbrace{(2-1)(2-1)(2-1)(2-1)}_{4\text{-digits}}$
- Example: Find 9's complement of $(45)_{10}$ *مراجعة (9)*
 - $r=10, n=2$
 - Answer is $(10^2 - 1) - (45)_{10} = (54)_{10}$
 - Notice that $(45)_{10} + (54)_{10} = (99)_{10}$ which is $\underbrace{(10-1)(10-1)}_{2\text{-digits}}$
- Example: Find 7's complement of $(671)_8$ *مراجعة (7)*
 - $r=8, n=3$
 - Answer is $(8^3 - 1) - (671)_8 = (106)_8$
 - Notice that $(671)_8 + (106)_8 = (777)_8$ which is $\underbrace{(8-1)(8-1)(8-1)}_{3\text{-digits}}$

① Binary 1's Complement

- For $r = 2, N = 01110011_2, n = 8$ (8 digits):
 - $(r^n - 1) = 256 - 1 = 255_{10}$ or 11111111_2
- The 1's complement of 01110011_2 is then:

11111111	
- 01110011	* بافتة كل digit وبتت
10001100	لانو بطرح 1 الاصل على

البتت صيرت
- Since the $2^n - 1$ factor consists of all 1's and since $1 - 0 = 1$ and $1 - 1 = 0$, the one's complement is obtained by **complementing each individual bit (bitwise NOT)**

Radix Complement

r 's complement

$$10 \rightarrow 10\text{'s complement}$$

$$2 \rightarrow 2\text{'s complement}$$

- For number N with n -digit and radix (r):

1. $N \neq 0$, r 's complement of $N = r^n - N \Rightarrow r^n - n$

- r 's complement = $(r-1)$'s complement + 1

2. $N = 0$, r 's complement of $N = 0 \Rightarrow 0$

- Example: Find 10's complement of $(92)_{10}$

- $r = 10, n = 2$
- Answer is $10^2 - (92)_{10} = (8)_{10}$
- Notice that 9's complement of $(92)_{10}$ is $(7)_{10}$
- 10's complement = 9's complement + 1

$$\begin{array}{r} (160)_{10} \\ \downarrow \\ (24)_2 \end{array}$$

- Example: Find 16's complement of $(3AE7)_{16}$

- $r = 16, n = 4$
- Answer is $(16^4)_{16} - (3AE7)_{16} = (10000)_{16} - (3AE7)_{16} = (C519)_{16}$
- 15's complement = $(C518)_{16} \rightarrow 16$'s complement = $(C518)_{16} + 1 = (C519)_{16}$

طريقة اخرى

$$\begin{array}{r} 15\text{'s com} \Rightarrow 15^s + 1 = 16^s \\ \hline \begin{array}{cccc} F & F & F & F \\ 3 & A & E & 7 \\ \hline (C & 5 & 1 & 9) \end{array} \end{array}$$

$$(r-1)_{\text{com}} + 1 = r_{\text{com}}$$

Binary 2's Complement

- For $r = 2, N = 01110011_2, n = 8$ (8 digits), we have:

- $(r^n) = 256_{10}$ or 10000000_2

- The 2's complement of 01110011 is then:

$$\begin{array}{r} r^n \quad 10000000 \\ n \quad - \quad 01110011 \\ \hline \quad \quad 10001101 \end{array}$$

طريقة اخرى

$$\begin{array}{r} 1\text{'s com} \quad 0001100 \\ \hline 1 \\ \hline 10001101 \\ \hline (2)\text{'s com} \end{array} \quad \begin{array}{r} (r-1) + \\ 1 \\ \hline r_{\text{com}} \end{array}$$

- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware

- Remember the 2's complement of $(000..00)_2$ is $(000..00)_2$

- Complement of a complement restores the number to its original value:

- The Complement of complement $N = 2^n - (2^n - N) = N$

$$2^n - (2^n - N) = N$$

كل ما انا
complement
منه في
منه في
منه في
منه في

Alternate 2's Complement Method

- Given: an n -bit binary number, beginning at the least significant bit and proceeding upward:
 - Copy all least significant 0's
 - Copy the first 1
 - Complement all bits thereafter

هنا هي طريقة جديدة
من سريعة
طريقة (3)

2's Complement Example:

10010100

- Copy underlined bits:
- 100
- and complement bits to the left:

01101100

١) يدور على اول واحد
٢) ينزل او يعكس الباقي

10010100
بعض ←

01101100
Chapter 4 23

Subtraction with 2's Complement

- For n -digit, unsigned numbers M and N , find $M - N$ in base 2:

- Add the 2's complement of the subtrahend N to the minuend M : اصول طرح ←

$$M - N \longrightarrow M + (2^n - N) = M - N + 2^n$$

- If $M \geq N$, the *sum* produces end carry 2^n which is discarded; and from above, $M - N$ remains
Carry (1) → borrow (0)
 $M - N$ Gets
- If $M < N$, the *sum* does not produce end carry, and from above, is equal to $2^n - (N - M)$ which is the 2's complement of $(N - M)$
Carry (0) → borrow (1)
وقتها لازم اطرح منه صفة صافية في الـ 16
- To obtain the result $-(N - M)$, take the 2's complement of the sum and place a "-" to its left

Unsigned 2's Complement Subtraction Example:

(M > N) Carry (1) \rightarrow borrow (zero) بطلت صفره $m - n$

- Find $01010100_2 - 01000011_2$

$$\begin{array}{r}
 01010100 \\
 - 01000011 \\
 \hline
 00010001
 \end{array}$$

$\textcircled{1}01010100$ m لا هو m
 $\textcircled{1}01010100$ n بطلت n
 $\xrightarrow{\text{2's comp}}$ $+ 10111101$
 $\xrightarrow{\text{2's comp}}$ $+ 10111101$

- The carry of 1 indicates that no correction of the result is required

Unsigned 2's Complement Subtraction Example:

(M < N) Carry (0) \rightarrow borrow (1) بطلت صفره $m - n$

- Find $01000011_2 - 01010100_2$

$$\begin{array}{r}
 01000011 \\
 - 01010100 \\
 \hline
 11101111 \\
 \xrightarrow{\text{2's comp}} \\
 (-) 00010001
 \end{array}$$

$\textcircled{0}01000011$
 $\xrightarrow{\text{2's comp}}$ $+ 10101100$
 $\xrightarrow{\text{2's comp}}$ $+ 10101100$
 $\xrightarrow{\text{2's comp}}$ $+ 11101111$
 $\xrightarrow{\text{2's comp}}$ $+ 11101111$
 $\xrightarrow{\text{2's comp}}$ $+ 11101111$
 $\xrightarrow{\text{2's comp}}$ $+ 11101111$

- The carry of 0 indicates that a correction of the result is required

Result = $-(00010001)$

Signed Integer Representations

- **Signed-Magnitude:** here the $(n - 1)$ digits are interpreted as a positive magnitude

- Max = $+(2^{n-1} - 1)$
- Min = $-(2^{n-1} - 1)$
- Two representation for zero (i.e. ± 0)

نکوس $n-1$ ا کبر سیا
 $0 \quad 11111111 \rightarrow$
 $(+)(2^{n-1} - 1)$

سایه سیکس
 signe
 الا شاره

- **Signed-Complement:** here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:

- **Signed 1's Complement:** Uses 1's Complement Arithmetic

- Max = $+(2^{n-1} - 1)$
- Min = $-(2^{n-1} - 1)$
- Two representation for zero (i.e. ± 0)

یوجد بصیرت ال zero

هون جی 1's
 بکسم کلم

- **Signed 2's Complement:** Uses 2's Complement Arithmetic

- Max = $+(2^{n-1} - 1)$
- Min = -2^{n-1}
- Single representation for zero

* هون پیل 2's
 بسور علی اول 1 و بنزلو و بکس الباری

Signed Integer Representation Example

- $r = 2, n = 3$

* هون جی

زیادتر بیتس



(+) ≥ 0
 موجب

(-) < 0
 موجب

* ا کبر بیت MSB

Sign bit

- Represent the number -9 using 8-bits

→ Sign-Magnitude = 10001001
 → 1's complement = 11110110
 → 2's complement = 11110111

مثلا +8 01000
 مثلا -8 10111

Number	Signed-Magnitude	1's Complement	2's Complement
+3	(+) 011 (3)	(+) 011 (3)	(+) 011 (3)
+2	(+) 010 (2)	(+) 010 (2)	010
+1	(+) 001 (1)	(+) 001 (1)	001
+0	(+) 000 (0)	(+) 000 (0)	000
-0	(-) 100 (0)	(-) 011 (1's com)	---
-1	(-) 101 (1)	(-) 010 (1's com)	(+) 011 (2's)
-2	(-) 110 (2)	101	110
-3	(-) 111 (3)	100	101
-4	---	---	100

بسور علی اول و بنزلو و بکس الباری

2's Complement Signed Numbers

- Signed 2's complement is the most common representation for signed numbers
 - Focus of the course

- For any n-bit 2's complement signed number $(b_{n-1}b_{n-2}b_{n-3} \dots b_2b_1b_0)$, the decimal value is given by

$$\text{Value} = (-2^{n-1} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$$

(5) 5 4 3 2 1 0
 0 1 1 1 1 6
 وزن بتية
 مكدمة
 مجموع الي
 عندهم واحد
 Sing
 اخر قيمه

- Example: What is value of the 2's complement number

$(100111)_2?$

5 4 3 2 1 0
 1 0 0 1 1 1
 وزن بتية
 مجموع الي
 عندهم واحد
 اخر قيمه (1)

$$\text{Value} = -2^5 \times 1 + 7 = -25$$

$$-2^{n-1} \times 1 + 7$$

Signed-2's Complement Arithmetic

Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

حامي تعبير
الحليه كما هي

Subtraction:

- Form the complement of the number you are subtracting
- Follow the same rules for addition
- $A - B = A + (-B) = A + (\bar{B} + 1)$

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \\
 (+13) \quad 00001101 \\
 \hline
 00010011 \quad (+19)
 \end{array}$$

$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \\
 (+13) \quad 00001101 \\
 \hline
 10000111 \quad (+7)
 \end{array}$$

Carry-out is ignored

do

$$\begin{array}{r}
 (+6) \quad 00000110 \\
 + \quad + \quad 2's \\
 (-13) \quad 11110011 \\
 \hline
 11111001 \quad (-7)
 \end{array}$$

(-) 0000/11
(7)


$$\begin{array}{r}
 (-6) \quad 11111010 \\
 + \quad + \quad 2's \text{ com} \\
 (-13) \quad 11110011 \\
 \hline
 111101101 \quad (-19)
 \end{array}$$

Carry-out is ignored

Signed 2's Complement Subtraction

Overflow Detection

- In computers, the number of bits is fixed bits $n+1$ الجواب - کتا 2. $n+1$ bits
- Overflow occurs if $n+1$ bits are required to contain the result from an n -bit addition or subtraction
- Unsigned number overflow is detected from the end carry-out when adding two unsigned numbers
 - Overflow is impossible for unsigned subtraction



الجواب اپنا 2 bits ہے
منا 11 bits اکتا ہے
یعنی 2 bits کی 4 bits
یعنی جواب 5 bits

Unsigned number
اذا 2 carry ہو
ہو تو overflow
ہو گا

- Signed number overflow can occur for:
- Addition of two operands with the same sign
 - Subtraction of operands with different signs

No overflow

Signed-number Overflow Detection

same sign (نفسه) $2-1$ $2-1$
 different sign (مختلف) $2-1$ $2-1$

- Signed number cases with carries C_n and C_{n-1} shown for correct result signs:

$0\ 0$	$0\ 0$	$1\ 1$	$1\ 1$	$0\ 1$
0	0	1	1	0
$+$	$-$	$-$	$+$	0
0	0	0	1	1
0	0	1	1	0

over

$A - B, A + B - 1$

- Signed number cases with carries shown for erroneous result signs (indicating overflow):

$0\ 1$	$0\ 1$	$1\ 0$	$1\ 0$
0	0	1	1
$+$	$-$	$-$	$+$
0	1	0	0
1	1	0	0

over

carry in

carry out

overflow

overflow

- Simplest way to implement signed overflow is: $V = C_n \oplus C_{n-1}$



Signed-number Overflow Examples

- 8-bit signed number range between: -128 to +127

(+70)	01000110
+	+
(+80)	01010000
	10010110 (-106)
$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$	

(-70)	10111010
+	+
(-80)	10110000
	101101010 (+106)
$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$	

(+70)	01000110
-	+
(-80)	01010000
	10010110 (-106)
$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$	

(-70)	10111010
-	+
(+80)	10110000
	101101010 (+106)
$V = C_7 \oplus C_8 = 0 \oplus 1 = 1$	

Overview

Circuit → combination → gates - Full
 sequential → state elements
 نوکان out ار
 state elements
 جوامع ای کان
 System
 input
 ~ 1P

roduction


- Part 1 - Storage Elements and Analysis
 - Introduction to sequential circuits
 - Types of sequential circuits
 - Storage elements
 - Latches
 - Flip-flops
 - Sequential circuit analysis
 - State tables
 - State diagrams
 - Equivalent states
 - Moore and Mealy Models
- Part 2 - Sequential Circuit Design

Logic and Computer Design Fundamentals, 4e
 PowerPoint® Slides
 © 2008 Pearson Education, Inc.


Introduction to Sequential Circuits

▪ A Sequential circuit contains:

- **Storage elements:**
 - Latches or Flip-Flops
- **Combinational Logic:**
 - Implements a multiple-output switching function
 - Inputs are signals from the outside
 - Outputs are signals to the outside
 - Other inputs, State or Present State, are signals from storage elements
 - The remaining outputs, Next State are inputs to storage elements




تسلسلی Sequential Circuite



Introduction to Sequential Circuits

ادابنا افعلو
As a function



- **Combinatorial Logic**
 - **Next state function**
 $Next\ State = f(Inputs, State)$
OR $Next\ State = f(State)$
 - **Output function (Mealy)**
 $Outputs = g(Inputs, State)$
 - **Output function (Moore)**
 $Outputs = g(State)$
- **Output function type depends on specification and affects the design significantly**

Types of Sequential Circuits

رجع على انو كل قسم
circuit
Next state لوقت انتقال

- **Depends on the times at which:**
 - storage elements observe their inputs, and
 - storage elements change their state

① Synchronous ⇒ اذا system يغير باوقات محددة

- Behavior defined from knowledge of its signals at **discrete instances of time** At discrete time system ⇒ Update
- Storage elements observe inputs and can change state only in relation to a timing signal (**clock pulses from a clock**)

• **Simple to design but slow**

② Asynchronous


- Behavior defined from knowledge of inputs at any instant of time and the order in **continuous** time in which inputs change
- **Complex to design but fast**

* Clock signal اسمو storage element
* Clock signal
+ بوقت معين الساعه Update

تغير لبيجي دما State
تغير لا تقم على Clock
- in ad.

ادابنا انقلو

As a function



Combinatorial Logic

• Next state function

Next State = f(Inputs, State)

OR Next State = f(State)

• Output function (Mealy)

Outputs = g(Inputs, State)

• Output function (Moore)

Outputs = g(State)

Output function type depends on specification and affects the design significantly

Types of Sequential Circuits

رجع على انو كل قسم
circuit

Next state كذا
انقل

Depends on the times at which:

- storage elements observe their inputs, and
- storage elements change their state

① Synchronous → اذا system بيغير باركان محددة

- Behavior defined from knowledge of its signals at discrete instances of time At discrete time system → Update
- Storage elements observe inputs and can change state only in relation to a timing signal (clock pulses from a clock)

• Simple to design but slow

② Asynchronous

- Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change


• Complex to design but fast



تغير على كل ما
State
تغير لا تقف على
Clock signal

اذا بدى اكتب

Combinational logic As a function



$= f(\text{input}, \text{state})$

نظام الذي يعيد على input+state

Mealy

او في حالات

$= f(\text{state})$

تقيد على state فقط

نظام الذي يعيد على state فقط

Moore

output \swarrow state \searrow

تقيد على

$= g(\text{input}, \text{state})$

function

او

$= g(\text{state})$

تقيد على

Storage Elements

→ Latches
→ Flip-flops (FFs)

Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch

Storage elements: Latches and Flip-flops (FFs) *FFs build from Latches

Latches and FFs differ in: Asynchronous vs Synchronous

- Number of inputs * input
- Manner in which the inputs affect the binary state

Latch:


- Asynchronous
- Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

Basic (NOR) SR Latch

2 NOR gates
NOR gate → input → NOR gate → output

Cross-coupling two NOR gates


R	S	Q	\bar{Q}	Comment
0	0	Q	\bar{Q}	Hold, no change
0	1	1	0	Set
1	0	0	1	Reset
1	1	0	0	Not allowed



Time sequence behavior:

S = 1, R = 1 is forbidden as input pattern

Time	R	S	Q	\bar{Q}	Comment
	0	0	?	?	Stored state unknown
→	0	1	1	0	"Set" Q to 1
	0	0	1	0	Now Q "remembers" 1
	1	0	0	1	"Reset" Q to 0
	0	0	0	1	Now Q "remembers" 0
	1	1	0	0	Both go low Not allowed
	0	0	?	?	Unstable!



R	S	Q	Q̄	
0	0	Q	Q̄	⇒ Hold No change
1	0	1	0	⇒ Set
0	1	0	1	⇒ Reset
0	0	0	0	⇒ Not allowed → input fix 11
<u>0</u>	<u>0</u>	1	0	⇒ Not allowed → 11
<u>0</u>	<u>0</u>	0	1	⇒ Not allowed → 11
		0	1	⇒ Not allowed → 11
		1	0	⇒ Not allowed → 11

Hold $\overline{Q} \Rightarrow Q$ inverter \overline{Q}
 No change

R	S	Q	Q̄	
0	1	0	1	⇒ Not allowed → 11
<u>1</u>	<u>0</u>	1	0	⇒ Not allowed → 11
<u>1</u>	<u>0</u>	0	1	⇒ Not allowed → 11

③ RS
1 0

1 NOR \bar{Q} \Rightarrow 1 inverter \bar{Q}
 0 NOR 0 \Rightarrow 0 inverter (1) \bar{Q}

التي هي
Reset

④ RS
1 1

1 NOR \bar{Q} \Rightarrow 1 inverter 0
 1 NOR 0 \Rightarrow 1 inverter 0

التي هي

not allowed




دالة إذا حسب

RS Q \bar{Q}

0 1 1 0 \Rightarrow set


1 0 0 1 \Rightarrow Reset

0 0 Q \bar{Q} \Rightarrow لغده
 قبله
 ما بينه



ان کا کارن
0,0 کی صورت
1,1 کی صورت
ممنوع
Unstable

Timing Waveform of NOR SR Latch



Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.


Chapter 5 - Part 1 9

Basic (NAND) $\bar{S}\bar{R}$ Latch

*active low latch
SR Latch*

- Cross-coupling two NAND gates
- Active low inputs

\bar{R}	\bar{S}	Q	\bar{Q}	Comment
0	0	1	1	Not allowed
0	1	0	1	Reset
1	0	1	0	Set
1	1	Q	\bar{Q}	Hold, no change



- **Time sequence behavior:**

▪ $\bar{S} = 0, \bar{R} = 0$ is **forbidden** as

Time ↓


\bar{R}	\bar{S}	Q	\bar{Q}	Comment
1	1	?	?	Stored state unknown
1	0	1	0	"Set" Q to 1
1	1	1	0	Now Q "remembers" 1
0	1	0	1	"Reset" Q to 0
1	1	0	1	Now Q "remembers" 0
0	0	1	1	Both go high
1	1	?	?	Unstable!

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Chapter 5 - Part 1 10

(10)

توریت
فلیت
ع
(NOR)



set → 1

\bar{S}	\bar{R}
1	0

1 NAND $\bar{Q} = \bar{Q}$ inverter \bar{Q}
 0 NAND $Q = 0$ inverter $\frac{1}{Q}$

\bar{S}	\bar{R}	Q	\bar{Q}
1	0	0	1

Reset

\bar{S}	\bar{R}
0	1

0 NAND $\bar{Q} = 0$ inverter 1
 1 NAND $Q = 1$ inverter 0

\bar{S}	\bar{R}	Q	\bar{Q}
0	1	1	0

set

\bar{S}	\bar{R}	Q	\bar{Q}	
1	0	0	1	Reset
0	1	1	0	set

$\bar{S} \bar{R}$ 1 Nand $\bar{Q} = \bar{Q}$ inverter Q
1 1

1 Nand $Q = Q$ inverter \bar{Q}

$\bar{S} R$ $Q \bar{Q}$
1 1 $Q \bar{Q}$

Hold ↑

Hold No change

$\bar{S} \bar{R}$
0 0
=

Not allowed

NOR الفرق بين

NAND Latch

NOR

0 0

Hold

1 1

Not allowed

NAND

0 0

Not allowed

1 1

No change

إذا كان
عندي *
0 0
بعد
1 1
unstable


Negative pulse inverter positive pulse \bar{C} \bar{C} \bar{C} \bar{C}

Clocked SR Latch (Pulse-triggered) Latch

- The operation of the basic NOR and basic NAND latches can be modified by providing a control input (C) that determines when the state of the latch can be changed
- Adding two **AND** gates to basic **SR** latch **OR**
- Adding two **NAND** gates to **$\bar{S}\bar{R}$** basic latch

C	R	S	Q	\bar{Q}	Comment
0	x	x	Q	\bar{Q}	Hold, no change
1	0	0	Q	\bar{Q}	Hold, no change
1	0	1	1	0	Set
1	1	0	0	1	Reset
1	1	1			Not allowed

صارت truth table صارت للدستين وديزايين للدستين صح clock




- Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high
- C means "control" or "clock"

NOR | NAND
 $S \rightarrow \bar{Q}$
 $R \rightarrow Q$

Clocked SR Latch (continued)


- The Clocked SR Latch can be described by a table:



Q(t)	S	R	Q(t+1)	Comment
0	0	0	0	No change
0	0	1	0	Clear Q (Reset)
0	1	0	1	Set Q
0	1	1	???	Indeterminate μ
1	0	0	1	No change
1	0	1	0	Clear Q
1	1	0	1	Set Q
1	1	1	???	Indeterminate





- The table describes what happens after the clock [at time (t+1)] based on:

- current inputs (S,R) and
- current state Q(t)



11

Clocked SR latch




C	R	S	Q	\bar{Q}	
0	x	x	Q	\bar{Q}	\Rightarrow Hold \leftarrow
1	0	0	Q	\bar{Q}	\Rightarrow Hold
1	0	1	1	0	\Rightarrow set
1	1	0	0	1	\Rightarrow Reset
1	1	1	-	-	\Rightarrow Not allowed

D Latch


دالة SR
حطية صالان
دائما يكون عاكس

ليست اسهل حالة
Not allowed

- Adding an inverter to the S-R Latch, gives the D Latch:
- Note that there are no "indeterminate" states!



The graphic symbol for a D Latch is:



C	D	Q	Q̄	Comment
0	x	Q	Q̄	Hold, no change
1	0	0	1	Reset
1	1	1	0	Set


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2006 Pearson Education, Inc.

انقلاب C من عاكس
+ اذا اسبقت C من عاكس
negative pulse

positive pulse

two input


Variations of Clocked SR and D Latches



+ve pulse-triggered SR latch


$C=0 \rightarrow \text{Hold}$
 $C=1 \rightarrow \text{Change}$

لانف C
بعلية bubble




-ve pulse-triggered SR latch
 $C=0 \rightarrow \text{Change}$
 $C=1 \rightarrow \text{Hold}$

لانف C
بعلية bubble



+ve pulse-triggered D latch




-ve pulse-triggered D latch

Flip-Flops

storage element
ذخیره ای عناصر
1 bit = 32

- ① Master-slave flip-flop
- ② Edge-triggered flip-flop
- Standard symbols for storage elements
- Direct inputs to flip-flops


* storage element



* ما به این value می بینیم
در هر وقت ذخیره ای

SR Master-slave

پہلے ماسٹر



کلیک کی جگہ



- ① $C=1$ لیٹرکل \Rightarrow Master

$C=0 \Rightarrow$ Hold \Rightarrow Master
- ② $C=0$ لیٹرکل \Rightarrow slave

$C=1$ Hold \Rightarrow slave

16


Standard symbols



out put
 بتغير لا نو
 C انتشغل عند
 1

out put
 بتغير لا نو
 C انتشغل عند
 zero
~~1~~

Timing diagram for SR Master-Slave Flip-Flop




Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

Master-Slave Flip-Flop Problem

S, R change during C = 1 +ve pulse master 0 to 1

- S and/or R are permitted to change while C = 1

- Chances of 0s or 1s catching



S → 1s catching


R → 0s catching

wrong output should have been 0

Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides
© 2008 Pearson Education, Inc.

* joined 2) $C=0$ إلى C

slave



RS Q Q̄
1 0 0 1


Reset

$y = 0$
 $Q = 0$

$y = 0$

$Q = 0$

* $C = 1$ إلى الرتبة



RS Q Q̄
0 1 1 0

set

$y = 0$


$Q \Rightarrow$ Hold

$Q = 0$

$Q = 0$

C=0
Slave
Jenis

Master
Hold



R S Q Q̄
0 1 1 0
set

C=1

Master
active

slave
Hold




حساب الرقعة
R S Q Q̄
1 0 0 1

Reset

17

Mas
Q
Slave

Logic and
PowerPoint
© 2008 Pe



القائمة الأولية
هو رقمين اي

Master active
Slave active
Master active
Slave active
Master active
Slave active


Positive-Edge Triggered D Flip-Flop

Master slave

-ve pulse +ve pulse

- Formed by adding inverter to clock input

2 inverter $\overline{C} \rightarrow C$




- Q changes to the value on D applied at the positive clock edge
- Our choice as the standard flip-flop for most sequential circuits


Standard Symbols for Storage Elements

FF - لatch (مخزن)


- Latches:



- Master-Slave:
Postponed output indicators




- Edge-Triggered:
Dynamic indicator




Master active when $C = 1$
Slave active when $C = 0$

Master active when $C = 0$
Slave active when $C = 1$



D Latch
SR Latch


دیکھنا دیکھنا



SR Latch
SR Latch

Master slave D.FF

(21)




C=1
Master
dia

D=1
y=1


C=0
Slave
dia

Master
(Hold)
(y)



لوا ادد في -ve edge
وارب D ب phi


كله لوليه
-ve edge



Positive-Edge Triggered D Flip-Flop

- Formed by adding inverter to clock input

2 inverters




- Q changes to the value on D applied at the positive clock edge
- Our choice as the standard flip-flop for most sequential circuits


Standard Symbols for Storage Elements

FF = Latch


- Latches:



- Master-Slave:
Postponed output indicators




- Edge-Triggered:
Dynamic indicator




Positive-Edge Triggered D Flip-Flop


Overview




(1) NOR SR Latch




(2) NAND SR Latch



(3) D Latch
2 input
+ve pulse
C=1



(4) Clocked SR Latch





(5) D Latch
-ve pulse
C=0

Latch انواع

(24)



Master slave SR FF

(catching) 1's 0's لیبیب



Catching 0's 1's لیبیب


DFF ال Edge → +Pave
→ - Negative



Direct Inputs


طالهم علامة
clock بال

- At power up or at reset, all or part of a sequential circuit usually is initialized to a known state before it begins operation
- This initialization is often done outside of the clocked behavior of the circuit, i.e., asynchronously
- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization
- For the example flip-flop shown
 - 0 applied to R resets the flip-flop to the 0 state
 - 0 applied to S sets the flip-flop to the 1 state



Direct inputs


- D flip-flop with active-low direct inputs :



Direct inputs		C	D	Q	Q'
S	R				
0	1	X	X	1	0
1	0	X	X	0	1
1	1	↓ +ve edge	0	0	1
1	1	↓	1	1	0

Handwritten notes: 'صفرنا هذي س' (this 0 is S), 'R' (R), 'اقولنا ان D' (we say D), 'عشان صيغتها (X)' (because its formula is X).


- Active high direct inputs:



S	R	C	D	Q	Q'
0	1	X	X	0	1
1	0	X	X	1	0
0	0	↑ +ve edge	0	0	1
0	0	↑	1	1	0

Handwritten notes: 'Reset' (next to 0, 1), 'set' (next to 1, 0).

Timing diagram of A SR Master-Slave Flip-Flop



27


0's Catching
0's Hold
0's Catching

لو اکتیوی الرکله دکتی طبق
 $S R \rightarrow Q \bar{Q}$
 +ve عرف
 edge

5-4 Sequential Circuit Analysis

Consider the following circuit:

- What does it do?
- How do the outputs change when an input arrives?





دائرة اعراف التتابع (sequential circuit) تتكون من دوائر F و G

Sequential Circuit Model

General Model



- Current or Present State at time (t) is stored in an array of flip-flops.
- Next State is a Boolean function of State and Inputs.
- Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).





27

Two phase



30


Previous Example (from Fig. 5-15)

دائرة عددية

- Input: X
- Output: Y
- State: *Current state* $(A(t), B(t))$
- Example: $(AB) = (01), (10)$
- Next State:

Next state
 $(D_A(t), D_B(t)) = (A(t+1), B(t+1))$

Is this a Moore or Mealy machine?
 لو بود في العدد اذا
 يطلع على القيمة
 Moore



Steps for Analyzing a Sequential Circuit

1. Find the input equations (D_A, D_B) to *اول خطوة* the flip-flops (next state equations) *eq* and the output equation. *input output* [Doden eq] *عن شكل*
2. Derive the State Table (describes the behavior of a sequential circuit).
3. Draw the State Diagram (graphical description of the behavior of the sequential circuit).
4. Simulation


Previous Example (from Pg. 3-15)

از این مدار

- 1. Input: X
- 2. Output: Y
- 3. State: *current state* $(A(t), B(t))$
- 4. Example: $(AB) = (01), (10)$
- 5. Next State: $(D_A(t), D_B(t)) = (A(t+1), B(t+1))$

درون هم
درون هم
درون هم

Next



17. Is this a Moore or Mealy machine?
 * لو بهی اهدر اذا
 بطرح علی
 out prob

Steps for Analyzing a Sequential Circuit

1. Find the input equations (D_A, D_B) to the flip-flops (next state equations) and the output equation. *اول خطوه*
eq
in put out put
علی
2. Derive the State Table (describes the behavior of a sequential circuit).
3. Draw the State Diagram (graphical description of the behavior of the sequential circuit).
4. Simulation

Step 1: Input and output equations

- Boolean equations for the inputs to the flip flops:

$$D_A = AX + BX$$

$$D_B = \bar{A}X$$

- Output Y


$$Y = \bar{X}(A + B)$$

معنى Mealy FF معنى

- Also can be written as

- $A(t+1) = D_A = A(t)X + B(t)X$
- $B(t+1) = D_B = \bar{A}(t)X$
- $Y = \bar{X}(A(t) + B(t))$

نفسی DA الرض A(t+1)



33

Step 2: State Table

- The state table: shows what the *next state* and the *output* will be as a function of the present state and the input:

Inputs of the combinational circuit Outputs of the table

Present State		Input	Next State		Output
A	B	X	DA	DB	Y
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	1	0
1	1	1	1	1	0

من جدول eq الی کجا رسد کجاست ←

تکثیر عباری به آمپلی فایر 8 = 2^3

- The State Table can be considered a truth table defining the combinational circuits:

- the inputs are *Present State* and *Input*,
- and the outputs are *Next State* and *Output*

34

State Table For The Example

- For the example: $A(t+1) = A(t) x + B(t) x$
 $B(t+1) = A'(t) x$
 $Y(t) = X' (B(t) + A(t))$

تسوية في جدول (IP) \rightarrow
 2^m rows
 4 inputs
 (2^m x n) rows

Inputs of the table Outputs of the table

m. no. of flip-flops
 n. no. of inputs

Present State		Input	Next State		Output
A(t)	B(t)	X	A(t+1)	B(t+1)	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Alternate State Table

* لا حيزها لما يكون
 ديزاين في كثير من

- The previous (1-dimensional table) can become quite lengthy with 2^{m+n} rows (m=no. of flip-flops; n=no. of inputs)
- Alternatively, a 2-dimensional table has the present state in the left column and inputs across the top row
 - $A(t+1) = A(t) X + B(t) X$
 - $B(t+1) = A'(t) X$
 - $Y = X' (B(t) + A(t))$


2D

2^m

Present State A(t) B(t)	Next State				Output	
	X = 0		X = 1		X=0	X=1
	A(t+1)	B(t+1)	A(t+1)	B(t+1)	Y	Y
0 0	0	0	0	1	0	0
0 1	0	0	1	1	1	0
1 0	0	0	1	0	1	0
1 1	0	0	1	0	1	0

Current state


- The sequential circuit function can be represented in graphical form as a state diagram with the following components:



- A circle with the state name in it for each state
- A directed arc from the Present State to the Next State for each state transition



- A label on each directed arc with the Input values which causes the state transition, and




- A label:
 - In each circle with the output value produced, or
 - On each directed arc with the output value produced.

Handwritten signature or scribble


State Diagram Convention

Moore Machine:




Moore type output depends only on state

Mealy Machine:



Mealy type output depends on state and input

- Graphical representation of the state table:



Handwritten notes:
 2-4-2024
 (2)

Step 4: Simulation


①
input
x y
out put
z
state A
Next stat DA

②
input + out put eq
input equation
 $DA = (x \oplus y) \oplus A$
out put equation

$0 \oplus 0 = 0$ zero bit
 $0 \oplus 1 = 1$ 1 bit

$z = A$
Output function for state
just \therefore Moore

present state A	input x y	Next state DA	output z
0	0 0	0	0
0	0 1	1	0
0	1 0	1	0
0	1 1	0	0
1	0 0	1	1
1	0 1	0	1
1	1 0	0	1
1	1 1	1	1



Moore
output
0 0 1 1 1 1 1 1

input x

output y

state

A

B

Next state

DA

DB

input + output equation

input equation

$$D_A = (X \oplus \bar{A}) \oplus B$$

$$D_B = A \oplus B$$


~~$$y = \bar{B} \cdot \bar{A} \cdot \bar{X}$$~~

$$y = \bar{B} \cdot \bar{A} \cdot \bar{X}$$

$$y = \bar{B} \oplus \bar{A} + \bar{X}$$

$$\bar{B} + \bar{A} + \bar{X}$$

$$y = B + A + X$$



is $\bar{B} \cdot \bar{A} \cdot \bar{X}$
 \Rightarrow $\bar{B} + \bar{A} + \bar{X}$
Mealy

present state

input

Next state

output


A	B	X	DA	DB	y
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	1	1	1
0	1	1	1	1	1
1	0	0	1	1	1
1	0	1	1	1	1
1	1	0	0	0	1
1	1	1	0	0	1

input / output

اذا كان $\bar{B} \cdot \bar{A} \cdot \bar{X}$
 في $\bar{B} + \bar{A} + \bar{X}$

State

A	B
0	0
0	1
1	0
1	1




Ⓢ

Example 4

- Derive the state table and state diagram for the sequential circuit:

input
x
output
y

state
Q_A Q_B



1. N=1
M=2, k=2
l=1
Size = 8x10

- Input equation
- 1) S_A = X Q_A
 - 2) R_A = X̄ + Q_A
 - 3) S_B = Q̄_B · Q_A
 - 4) R_B = Q_B + Q̄_A

equation output Master Slave


$$Y = X + (Q_A \cdot Q_B)$$

Example 4 Cont.

- State Table

Present State Q _A Q _B	Input X	S _A R _A	S _B R _B	Next State Q _A (t+1) Q _B (t+1)	Output Y
00	0	01	01	Reset 00	0
00	1	10	01	set 01	1
01	0	01	01	Reset 00	0
01	1	10	01	set 10	1
10	0	01	10	01	1
10	1	01	10	01	1
11	0	01	01	Reset 00	0
11	1	01	01	00	1

- State Diagram:






Q_A Q_B

0 0
0 1
1 0
1 1

0/0, 1/1

5-5 Sequential Circuit Design



- Word description
- ① State Diagram
- ② State Table
- ↓ *State encoding*
- ③ Select type of Flip-flop
- ↓
- ④ Input equations to FF, output eq.
- ↓
- Verification

Design procedure

اگرچه در ابتدا
 بدون بدی اعمل و نیز ادین
 اکتوان بالعی

Component Forms of Specification

راڻ
اڻڪو
ڪو

→ Written description

→ Mathematical description

equation

- Hardware description language
- Tabular description
- Equation description
- Diagram describing operation (not just structure)

57

ڪوڙن تي state

Formulation: Finding a State

Diagram

اڻاڻار ڪوڙي اي event وڃو

اڻاڻاڻي ڪوڙي اي event وڃو


- In specifying a circuit, we use states to remember meaningful properties of past input sequences that are essential to predicting future output values.
- As an example, a sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurrence.
- Next, the state diagram, will be converted to a state table from which the circuit will be designed.

sequence recognizer →

input
اي
باڻاري

58

Sequence Detector Example: 1101



Input X: 00111001101011001010011110111
 Output Z: 000000000000000000000000000100

يلجأ على آخر 4 bit


Overlapping sequences are allowed

صحيح عندنا 1101
 هاد الوارد اشرك في الدرد تاني ما يصح

Step2: Finding A State Diagram

- Define states for the sequence to be recognized:
 - assuming it starts with first symbol $X=1$,
 - continues through the right sequence to be recognized, and
 - uses output 1 to mean the full sequence has occurred,
 - with output 0 otherwise.

- Starting in the initial state (named "S₀"):
 - Add a state that the first "1."




- State "S₀" is the initial state, and state "S₁" is the state which represents the fact that the "first" one in the input subsequence has occurred. The first "1" occurred while being in state S₀ during the clock edge.

S₀ معناها
 القيمة الابتدائية
 S₁ معناها
 ان اول bit دخلت
 عنده (1)

Finding a State Diagram(cont.)


- Assume that the 2nd 1 arrives of the sequence 1101; needs to be remembered: add a state S_2



- Next, a "0" arrives: part of the sequence 1101 that needs to be remembered; add state S_3
- The next input is "1" which is part of the right sequence 1101; now output $Z=1$


61

Completing The State Diagram



- Where does the final arrow go to:
 - The final 1 of the sequence 1101 can be the beginning of another sequence; thus the arrow should go to state S_1

Reset
معناها
التهيئة
الاصيلة



state
حالة

اذا دخل 1 لازم اضربوني
و اذا دخل 0 مو لازم اضربوني
4 لانف الحدت بصم صر 110
اوليا 1

S1
اذا دخل عليها
zero
لازم يرجع S0
لانف صر بصم صر
1101
تاني (1)
اذا دخل (1) لازم
ارجع عن state
جدة

S2
لازم
X=0
اضربنا لانف الحدت
110
تاني (0)
S2
X=1
برجع عن
state
لانف صر
راجكون
11
تاني
الاصلي

S3
110
برجع
عن
S1
لانف بصم
110(1)
ممكن يكون بداية
عشان مسمع overlap

أكل

Present State A B	input X	Next State		Z
		DA	DB	
S ₀ 00	0	S ₀ 00		0
S ₀ 00	1	S ₁ 01		0
S ₁ 01	0	S ₀ 00		0
S ₁ 01	1	S ₂ 10		0
S ₂ 10	0	S ₃ 11		0
S ₂ 10	1	S ₂ 10		0
S ₃ 11	0	S ₀ 00		0
S ₃ 11	1	S ₁ 01		1

* State 4
 با باینری کد میزنیم
 عدد خیرها

عدد bit ← 2

state encoding (Counting order)


→ مراجعه کنید
 -66

- S₀ = 00
- S₁ = 01
- S₂ = 10
- S₃ = 11

بعد از هر 2 کی state و کی با 50 و 00
 Next State و present state

State Assignment

- Right now States have names such as S_0, S_1, S_2 and S_3
- In actuality these state need to be represented by the outputs of the flip-flops.



- We need to assign each state to a certain output combination AB of the flip-flops:
 - e.g. State $S_0=00, S_1=01, S_2=10, S_3=11$
 - Other combinations are possible: $S_0=00, S_1=10, S_2=11, S_3=01$

65

Popular State Assignments

انواع ترتيب state.

- 1. Counting order assignment:

- 00, 01, 10, 11

$S_0 \rightarrow 00$
 $S_1 \rightarrow 01$
...

- 2. Gray code assignment:

- 00, 01, 11, 10

الفرق بين
الي قبله والي
بعده (2)

- 3. One-hot state assignment

- 0001, 0010, 0100, 1000

واحد bit يكون (1)
والباقي zero

بدي
2
FF

كعون
بدي
4
FF

- Does state assignment make a difference in cost?

66

Order

DA

	B		
	0 ⁰	1 ¹	0 ²
A	0 ⁴	1 ⁵	0 ⁶

X

$$D_A = \bar{A}Bx + A\bar{B}$$

G = 7
G = 7

DB

	B		
	0 ⁰	1 ¹	0 ²
A	1 ⁴	0 ⁵	1 ⁶

X

$$D_B = \bar{A}\bar{B}x + A\bar{B}\bar{x} + ABx$$


G = 12

Z

	B		
	0 ⁰	1 ¹	0 ²
A	0 ⁴	1 ⁵	0 ⁶

$$Z = ABx$$








G = 3



Solution

unused 000 001 010 011 100 101 110 111

DA Asynchronously change the state to "011"






5-6 Other Flip-Flop Types

75

J-K and T flip-flops

- Behavior
- Implementation
- Basic descriptors for understanding and using different flip-flop types
 - Characteristic tables
 - Defines the next state as a function of the present state and input
 - Characteristic equations
 - Excitation tables

unused state 000, 110, 111




F 21) Set

J-K Flip-flop

- Behavior of JK flip-flop:
 - Same as S-R flip-flop with J analogous to S and K analogous to R
 - Except that $J = K = 1$ is allowed, and
 - For $J = K = 1$, the flip-flop changes to the *opposite state* (toggle)
- Behavior described by the characteristic table (function table):

$\bar{0} \bar{0}^k$ Hold
 $0 \ 1$ Reset
 $1 \ 0$ set
 $1 \ 1$ toggle \bar{Q}



J	K	Q(t+1)
0	0	Q(t) no change
0	1	0 reset
1	0	1 set
1	1	$\bar{Q}(t)$ toggle

Design of an edge-triggered J-K Flip-Flop



State table of a JK FF:

Present state	Inputs	Next state
Q	J K	$(D_A)Q(t+1)$
0	0 0	0 Hold
0	0 1	0 Reset
0	1 0	1 set
0	1 1	1 toggle \bar{Q}
1	0 0	1 Hold
1	0 1	0 Reset
1	1 0	1 set
1	1 1	0 toggle

$Q(t+1) = D_A$

	J	
Q	0	1
K	0	1

$Q(t+1) = D_A = JQ' + \bar{K}'Q$ *input eq*
 Called the characteristic equation



u = Q(t)

$Q(t)$	$Q(t+1)$	J	K	Operation
0	0	0	X	No change
0	1	1	X	Set
1	0	X	1	Reset
1	1	X	0	No Change

Q(t)
0 0
0 1
1 0
1 1


T Flip-Flop

- Behavior described by its characteristic table:
 - Has a single input T
 - For T = 0, no change to state
 - For T = 1, changes to opposite state
- Same as a J-K flip-flop with $J = K = T$

T	$Q(t+1)$
0	$Q(t)$ no change
1	$\overline{Q}(t)$ complement

Characteristic equation:

$$Q(t+1) = T'Q(t) + TQ'(t) = T \oplus Q(t)$$



T Flip-Flop Excitation Table

$Q(t+1)$	T	Operation
$Q(t)$	0	<u>No change</u> Hold
$\bar{Q}(t)$	1	<u>Complement</u> toggle

For design

For analysis

- *Characteristic equation* - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.
- *Excitation table* - defines the flip-flop input variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

D Flip-Flop Descriptors

▪ Characteristic Table

D د

D	Q(t+1)	Operation
0	0	Reset
1	1	Set

▪ Characteristic Equation

$$Q(t+1) = D$$

▪ Excitation Table

Q(t+1)	D	Operation
0	0	Reset
1	1	Set

▪ Characteristic Table

S	R	Q(t+1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined

▪ Characteristic Equation


$$Q(t+1) = S + \bar{R}Q, S \cdot R = 0$$

▪ Excitation Table


Q(t)	Q(t+1)	S	R	Operation
0	0	0	X	No change
0	1	1	0	Set
1	0	0	1	Reset
1	1	X	0	No change

Flip-flop Behavior Example

- Use the characteristic tables to find the output waveforms for the flip-flops shown:



Use the characteristic tables to find the output waveforms for the flip-flops shown:



Exercise: Find State Diagram

