

LOGIC Managering

Estan Ahmad AL-Ajour


Computer Engineering





### **Gate Delay**

- In actual physical gates, if one or more input changes causes the output to change, the output change does not occur instantaneously
- The delay between an input change(s) and the resulting output change is the *gate delay* denoted by  $t_G$ :



# Logic Gates: Inputs and Outputs


NOT (inverter)


لازم واهم فقط رحمون

- · Always one input and one output
- AND and OR gates

واحداواكير

- · Always one output
- · Two or more inputs





Logic and Computer Design Fundamentals, 4e

Chapter 2 - Part 1

18



### Boolean Algebra

- An algebra dealing with binary variables and logic operations
  - · Variables are designated by letters of the alphabet
  - Basic logic operations: AND, OR, and NOT
- A Boolean expression is an algebraic expression formed by using binary variables, constants 0 and 1, the logic operation symbols, and parentheses

• E.g.: 
$$X.1$$
,  $A+B+C$ ,  $(A+B)(C+D) \rightarrow B$  or lear expersion

■ A Boolean function consists of a binary variable identifying the function followed by equals sign and a Boolean expression

• E.g. 
$$F = A + B + C$$
,  $L(D, X, A) = DX + \bar{A} \rightarrow B$  Ballean function

### Logic Diagrams and Expressions



2. Logic Diagram:

XYZ	0
0 0 0	1
0 1 0	0
0 1 1	0
100	
101	i_
110	ι
111	1

الاكني 1

16/21

البائي داع يطلح مين صين تو X + 0 + X اذا كانت

Chapter 2 - Part 1

20

23

Boolean function:  $F(W, X, Y) = XY + W\overline{Y}$ 

Logic Diagram:

Truth Table.

W	/ X	Y	F
0	0	į0	0
0	0	1	0
0	1	Ó	۵
-0	1	1	١
1	0	0	1
1	0	1	0
- 1	1	0	1
1	1	1	1

علی الکنو بعطی م الکنو بعطی م الکوان (1) لانو بعطی م الکوان (1) لانو بستم می المون کرد به معلی 1 ایک نویسطی م المون کرد به محلی (1) لانو بستعم کی المون کرد بستان به محلی (1) لانو بستعم کی المون بستان کرد ب


This example represents a Single Output Function

■ Draw the logic diagram and the truth table of the following Boolean functions:  $F(W,X) = \overline{W}\overline{X} + W, G(W,X) = W + \overline{X}$ 

Logic Diagram:


Truth Table:

W	X	F	G
0	0	1	1
0	1	0	D
1	0	1	1
1	1	1	1



ign rundamenas, +e

Given the following logic diagram, write the corresponding Boolean equation:



 Logic circuits of this type are called combinational logic circuits since the variables are combined by logical operations

d Computer Design Fundamentals, 4e

### ic Identities of Boolean Algebra

عا ارتفاعل عمر اللوجيل في احسياد ثابت دشسا حد على م تنبسيع و الفاقع

1. $X + 0 = X$	2 4 4 4	
	2. X.1 = X	Existence of 0 and 1
[3. X+1=1]	4. X.0 = 0	Existence of 0 and 1
5. $X + X = X - \begin{bmatrix} 1 & 1 & 1 \\ 1 & 1 & 1 \end{bmatrix}$	6. X . X = X	Idempotence
7. $X + \overline{X} = \bigcirc $	$8. X.\overline{X} = \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$	Existence of complement
9. $\overline{X} = X \times \sqrt[3]{x} = X$		Involution
10.X + Y = Y + X ترقیب ما بغرف	كريبَ ما فرق ك YX €YX	Commutative Laws
(2.(X + Y) + Z = X + (Y + Z))	13.(XY)Z = X(YZ)	Associative Laws
4.X(Y+Z) = XY + XZ مندح	15.X + (YZ) = (X + Y)(X + Z)	Distributive Laws
$6.\overline{X+Y} = \overline{X}.\overline{Y}$ Demorgians	$17.\overline{X}.\overline{Y} \supseteq \overline{X} + \overline{Y}$	DeMorgan's Laws

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

## Some Properties of Identities & the Algebra

- If the meaning is unambiguous, we leave out the symbol
- The identities above are organized into pairs
  - The dual of an algebraic expression is obtained by interchanging (+) and (·) and interchanging 0's and 1's

The identities appear in dual pairs. When there is only one identity on a line the identity is self-dual, i. e., the dual expression = the

original expression.

Chapter 2 - Part 1

Logic and Computer Design Fundamentals, 4e erPoint® Stides © 2008 Pearson Education, Inc.

### Some Properties of Identities & the Algebra (Continued)

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself
- Examples:

• 
$$F = (A + \overline{C}) \cdot B + 0$$
  
•  $Dual F = (A \cdot \overline{C}) + B \cdot (A \cdot \overline{C})$ 

• 
$$G = XY + (\overline{W + Z})$$
  
•  $Dual G = (X + Y) \cdot (\overline{W + Z}) = (X + Y) \cdot (\overline{W + Z})$ 

• 
$$H = AB + AC + BC$$
  
•  $Dual H = (A + B) \cdot (A + C) \cdot (B + C)$ 

Are any of these functions self-dual?

۱د ا لهلع نعندی الاملم میخ نامرو ک

Collable o light res

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Sildes © 2008 Pearson Education, Inc.

#### Some Properties of Identities & the Algebra (Continued)

- Unless it happens to be self-dual, the dual of an expression does not equal the expression itself
- Examples:
  - $F = (A + \bar{C}) \cdot B + 0$ 

    - Dual  $F = ((A \cdot \overline{C}) + B) \cdot 1 = A \cdot \overline{C} + B$  (Accurate)
  - $G = XY + (\overline{W + Z})$ 
    - Dual  $G = (X + Y).\overline{WZ} = (X + Y).(\overline{W} + \overline{Z})$
  - H = AB + AC + BC
    - Dual H = (A + B)(A + C)(B + C) = (A + BC)(B + C)
    - =AB + AC + BC
- Are any of these functions self-dual?

Logic and Computer Design verPoint® Slides

# **Boolean Operator Precedence**


- The order of evaluation in a Boolean expression is:
  - Parentheses | 6-1568
  - 2. **NOT**
  - 3. <u>AND</u>
  - 4. **QR**
- Consequence: Parentheses appear around OR expressions

• 
$$F = A(B+C)(C+D)$$

- F = A(B+C)Logic and Computer Design Fundamentals, 4e
  PowerPoint® Slides

• Examples: 
•  $F = A(B + C)(C + \overline{D})$ • F = AB + C• F = AB + C

### **Useful Boolean Theorems**




Theorem	Dual	Name
$\bigcirc x.y + \bar{x}.y = y$	$(x+y)(\bar{x}+y)=y$	Minimization
$3 x + x \cdot y = x$	x.(x+y) = x	Absorption
	$x.(\bar{x}+y)=x.y$	Simplification
$x.y + \bar{x}.z + y$	$y.z = x.y + \bar{x}.z$	Consensus
$(x+y)(\bar{x}+z)(y+$	$-z) = (x+y)(\bar{x}+z)$	1 1 1 (4.2)

Chapter 2 - Part 1

Logic and Computer Design Fundamentals. PowerPoint® Slides

Scanned by CamScanner

### **Example 1: Boolean Algebraic Proof**



- Our primary reason for doing proofs is to learn:
  - Careful and efficient use of the identities and theorems of Boolean algebra
  - How to choose the appropriate identity or theorem to apply to make forward progress, irrespective of the application

Logic and Computer Design Fundamentals, 4e

# **Example 2: Boolean Algebraic Proofs**

*	$AB + \bar{A}C + BC = AB + \bar{A}C$	(Consensus Theorem)

Frod Steps	Justification (identity by theorem)
$AB + \overline{A}C + BC$	
$= AB + \overline{A}C + \widehat{1}BC$	1. X = X
$=AB+\overline{A}C+(A+\overline{A}).\overline{B}C$	$X + \overline{X} = 1$
$=AB+\overline{A}C+ABC+\overline{A}BC$	Distributive Law
$= AB + ABC + \overline{A}C + \overline{A}BC$	Commutative Law
$= AB. 1 + AB. C + \overline{A}C. 1 + \overline{A}C. B$	X.1 = X and Commutative Law
$=AB(1+C)+\overline{A}C(1+B)$	Distributive Law
$=AB.1+\overline{A}C.1$	1+X=1
$=AR+\overline{AC}$	X.1 = X

Logic and Computer Design Fundamentals, 4e

# **Proof of Simplification**

 $A + \bar{A} \cdot B = A + B$  (Simplification Theorem)

$A + \bar{A}.B$	
$=(A+\bar{A})(A+B)$	Distributive law
- 2.4 7.50	Anetro Premis Description en



 $= (A + B) X + \overline{X} = 1$   $A. (\overline{A} + B) = AB (Simplification Theorem)$ 

$A.(\bar{A}+B)$		
$=(A.\bar{A})+(A.B)$	Distributive Law	
= 0 + AB	$X.\bar{X}=0$	
=AB	X + 0 = X	

Chapter 2

### **Proof of Minimization**

$$A.B + \bar{A}.B = B$$

(Minimization Theorem)

$$A. B + \overline{A}. B$$

$$= B(A + \overline{A})$$

$$= B. 1$$

$$= B. 1$$

$$= B. X. 1 = X$$

$$X. 1 = X$$

$$(A + B)(\bar{A} + B) = B$$
 (Minimization Theorem)

$$(A + B)(\bar{A} + B)$$

$$= B + (A \cdot \bar{A})$$

$$= B + 0$$

$$= B$$

$$= B$$

$$= B$$

$$X \cdot \bar{X} = 0$$

$$X \cdot \bar{X} = 0$$

$$X \cdot \bar{X} = 0$$

Chapter 2

### Proof of DeMorgan's Laws (1)

- $\overline{X+Y} = \overline{X}.\overline{Y}$  (DeMorgan's Law)
  - We will show that,  $\overline{X}.\overline{Y}$ , satisfies the definition of the complement of (X + Y), defined as  $\overline{X} + \overline{Y}$  by DeMorgan's Law.
  - To show this, we need to show that A + A' = 1 and  $A \cdot A' = 0$  with A = X + Y and  $A' = X' \cdot Y'$ . This proves that  $X' \cdot Y' = X + Y$ .

Part 1: Show  $X + Y + X' \cdot Y' = 1$ 

(X+Y+X) (X+Y+Y) (X+Y+X) (X+Y+Y) (X+Y)

Chapter 2 - Part 1

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides

# Proof of DeMorgan's Laws (2)

Part 2: Show (X + Y).X'.Y' = 0

$$(x,y)$$
 +  $(y,y,x)$  = 0  
 $(0.9)$  +  $(0.7)$  = 0

- Based on the above two parts,  $X' \cdot Y' = \overline{X + Y}$
- The second DeMorgans' law is proved by duality
- Note that DeMorgan's law, given as an identity is not an axiom in the sense that it can be proved using the other identities.

Computer Design Fundamentals, 4e R<sup>®</sup> Stides

## Example 3: Boolean Algebraic Proofs

$$\overline{(X+Y)Z+X\overline{Y}} = \overline{Y}(X+Z)$$

$$((\overline{X},\overline{y}) \neq + \overline{X}\overline{y})$$

$$((\overline{X},\overline{y}) \neq + \overline{X}\overline{y})$$

$$\overline{y}(\overline{X} \neq + \overline{X})$$

$$\overline{y}(\overline{Z} + \overline{X}) = \overline{y}(X+\overline{z})$$

$$\overline{y}(\overline{Z} + \overline{X}) = \overline{y}(X+\overline{z})$$

$$\overline{y}(\overline{Z} + \overline{X}) = \overline{y}(X+\overline{z})$$

# Example 3: Boolean Algebraic Proofs

$$\begin{array}{ll}
\overline{(X+Y)Z+XY} \\
\Rightarrow = \underline{X'(Y)Z+X(Y')} \\
\Rightarrow = \underline{Y'(X+X'Z)}
\end{array}$$

$$\begin{array}{ll}
DeMorgan's law \\
Commutative law \\
\Rightarrow Y'(X+Z)$$

### **Boolean Function Evaluation**

$$F_{1} = xy\bar{z}$$

$$F_{2} = x + \bar{y}z$$

$$F_{3} = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}$$

$$F_{4} = x\bar{y} + \bar{x}z$$

$$F_{4} = x\bar{y} + \bar{x}z$$

$$F_{5} = x\bar{y} + \bar{x}z$$

$$F_{6} = x\bar{y} + \bar{x}z$$

$$F_{7} = x\bar{y} + \bar{x}z$$

$$F_{8} = x\bar{y} + \bar{x}z$$

$$F_{8} = x\bar{y} + \bar{x}z$$

$$F_{9} = x\bar{y} + \bar{x}z$$

2	K	y	z	$F_1$	F	72	$F_3$	, \	$F_4$	
(	0	0	0	0	1	0	a	7	0	ľ
(	0	0	1.	0		1	(	) (	1	
	0	1	0	1		0		0	0	
	0,	1,	1		0	0	1	1	1	
	1	_0	0		0	1		1	) 1	
	1	0	,1		0	1	1	I	$\setminus$	1
	1	1	1	0	1		1	(	)	0 /
	1	1		1	0		1	\.	0	0

water Design Fundamentals, 4e

# **Expression Simplification**

- An application of Boolean algebra
- Simplify to contain the smallest number of <u>literals</u> (complemented and uncomplemented variables)
- Example: Simplify the following Boolean expression
  - AB + A'CD + A'BD + A'CD' + ABCD

$$AB + A'CD + A'BD + A'CD' + ABCD$$

$$= AB + ABCD + A'CD + A'CD' + A'BD$$

$$= AB(1 + CD) + A'C(D + D') + A'BD$$

$$= AB. 1 + A'C. 1 + A'BD$$

$$= AB + A'C + A'BD$$

$$= AB + A'BD + A'C$$

$$= B(A + A'D) + A'C$$

$$= B(A + D) + A'C \rightarrow 5 \text{ Literals}$$

Commutative law

Levialdiners for

1 + X = 1 and X + X' = 1

X.1 = X

Commutative law

Istributive law

Simplification Theorem

### **Complementing Functions**

- Use DeMorgan's Theorem to complement a function:
  - 1. Interchange AND and OR operators
  - 2. Complement each constant value and literal
- Example: Complement F = (x'yz') + (xy'z')F' = (x + y' + z)(x' + y + z)

Example: Complement G = (a' + (bc))d' + e  $(a \cdot (b + c)) + d \cdot e$ 

$$G' = (a(b'+c')+d).e'$$


Simplify the following:


Chapter 2 -


#### Simplify the following:

• 
$$F = X'YZ + X'YZ' + XZ$$









- **■** Show that F = x'y' + xy' + x'y + xy = 1
  - · Solution 1: Truth Table

x	у	F
0	0	1
0	1	1
1	0	1
1	1	1

y (x-x) +y (x+x)

Solution2: Boolean Algebra

$$x'y' + xy' + x'y + xy$$

$$= y'(x' + x) + y(x' + x)$$

$$= y'.1 + y.1$$

$$= y' + y$$

$$= 1$$
Distributive law
$$X + X' = 1$$

$$X + X' = 1$$

ogic and Computer Design Fundamentals, 4e

Chapter 2 - Part 1

50

Show that ABC + A'C' + AC' = AB + C' using Boolean algebra.

		*
ABC + A'C' + AC'		
=ABC+C'(A'+A)	Distributive law	7 4
=ABC+C'.1	X + X' = 1	<u> </u>
=ABC+C'	X. 1 = X	( P
= (AB + C')(C + C')		
= (AB + C').1	X + X' = 1	( A
=AB+C'	X.1 = X	

ABC+C(A-A)


ABC+C

(ABC) (K-C)

(ABC) (K-C)


- Find the dual and the complement of f = wx + y'z. 0 + w'z
  - Dual (f) = (w+x)(y'+z+1)(w'+z) (w+x) (y+z+1) (y+z+1)
  - f' = (w' + x')(y + z' + 1)(w + z')

ic and Computer Design Fundamentals, 4e verPoint<sup>®</sup> Slides 008 Pearson Education, Inc.




Logic and Computer Design Fundamentals, 4e PowerPoint® Slides


# Boolean Representation Forms



### **Canonical Forms**

- It is useful to specify Boolean functions in a form that:
  - · Allows comparison for equality
  - Has a correspondence to the truth tables
  - Facilitates simplification
- Canonical Forms in common usage:
  - Sum of Minterms (SOM)
  - Product of Maxterms (POM)





Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 1

54

### Minterms =>

عمارة على العجدي المجلودي المجودي المجودي المجودي المجودي المجارة المحاسمة المحاسمة

- Minterms are AND terms with every variable present in either true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g.,  $\bar{x}$ ), there are  $2^n$  minterms for n variables
- Example: Two variables (X and Y) produce  $2^2 = 4$   $2^3 = 8$  combinations:

XY (both normal)

 $X\bar{Y}$  (X normal, Y complemented)

 $\bar{X}Y$  (X complemented, Y normal)

 $\bar{X}\bar{Y}$  (both complemented)

Thus there are four minterms of two variables

23 min → 23

Logic and Computer Design Fundamentalis, 46 PowerPoint<sup>®</sup> Stides © 2008 Pearson Education, Inc.

- Maxterms are OR terms with every variable in true or complemented form
- Given that each binary variable may appear normal (e.g., x) or complemented (e.g.,  $\bar{x}$ ), there are  $2^n$  maxterms for n variables
- Example: Two variables (X and Y) produce 2<sup>2</sup> = 4 combinations:

X + Y (both normal)

 $X + \overline{Y}$  (X normal, Y complemented)

 $\bar{X} + Y$  (X complemented, Y normal)

 $\bar{X} + \bar{Y}$  (both complemented)

oric and Computer Design Fundamentals, 4e

Chapter 2 - Part 1

56

#### **Maxterms and Minterms**

<ul><li>Examp</li></ul>	les: Three	variable (X	(, Y, Z) mi	nterms and	maxterms
عي معن اكاله لا يحق لازع تطلح محى	Index	X,Y,Z	<u>Minterm</u>	Maxterm	P00 24
رو عمله محن		X,Y,Z 23 = 85 Min	( <u>m</u> )	(M)	
12 38	0	000	m∘ XŸZ	X + Y + Z	16 8 4 2 1
M7 m7	1	001	mı XŸZ	$X + Y + \bar{Z}$	M7= 111
الانف القدر سائن	2	010	Mr. XYZ	$X + \overline{Y} + Z$	- 111
mo Mo	3	011	m <sub>3</sub> $\overline{X}YZ$	$X + \bar{Y} + \bar{Z}$	1 PT = 111
1 7 5	4	100	тч $Xar{Y}ar{Z}$	$\sqrt{X} + Y + Z$	र प्रेट्टा १ प्रकेट प्रमुख्य
مريب قطم	5	101	ms XŸZ	$\sqrt{\bar{x}} + Y + 2$	
ما جهو معلون	6	110	m 6 XYZ	$\sqrt{X} + \overline{Y} + \overline{Z}$	Z
X, y, Z	7	111	M <sub>2</sub> XYZ	$\sqrt{X} + \overline{Y} + \overline{X}$	$ar{Z}$

The index above is important for describing which variables in the terms are true and which are complemented

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.





- Minterms and maxterms are designated with a subscript
- The subscript is a number, corresponding to a binary pattern
- The bits in the pattern represent the complemented or normal state of each variable listed in a standard order
- All variables will be present in a minterm or maxterm and will be listed in the same order (usually alphabetically)
- Example: For variables a, b, c:

• Maxterms:  $(a+b+\bar{c}), (a+b+c)$ 

Terms: (b+a+c),  $a\bar{c}b$ , and (c+b+a) are NOT in

standard order.

Fabc

Minterms:  $a\overline{b}c$ , abc,  $\overline{a}\overline{b}c$ 

Terms: (a+c),  $\overline{b}c$ , and  $(\overline{a}+b)$  do not contain all variables /

اول سو ذكرنا عي تكريف [كنوى عمر Chapter 2 - Part 1

58

### Purpose of the Index

- The *index* for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true form or complemented form
- For Minterms: المجابع المجا
  - · "0" means the variable is "Complemented"
  - · "1" means the variable is "Not Complemented"
- For Maxterms: → (ع)
  - · "0" means the variable is "Not Complemented"
  - "1" means the variable is "Complemented"

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc. Chapter 2 - Part 1

Max

## Index Example: Three Variables

اذا عبرآ عن م	Index (Decimal)	Index (Binary)  n = 3 Variables	Minterm (m)	Maxterm (M)
Ī	0	000	$m_0 \bigoplus \bar{X}\bar{Y}\bar{Z}$	$M_0 \bigoplus X + Y + Z$
¥ x y 7	1	001	$m_1 \in \bar{X}\bar{Y}Z$	$M_1 \in X + Y + \bar{Z}$
Sizin	2	010	$m_2 = \overline{X} Y \overline{Z}$	$M_2 = X + \overline{Y} + Z$
	3	011	$m_3 = \bar{X}YZ$	$M_3 = X + \overline{Y} + \overline{Z}$
		100	$m_4 = X\bar{Y}\bar{Z}$	$M_4 = \bar{X} + Y + Z$
1	4	101	$m_5 = X\bar{Y}Z$	$M_5 = \bar{X} + Y + \bar{Z}$
<u> </u>	3	110	$m_6 = XY\bar{Z}$	$M_6 = \bar{X} + \bar{Y} + Z$
_	6	110	$m_7 = XYZ$	$M_7 = \bar{X} + \bar{Y} + Z$

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2008 Pearson Education, Inc.

XYZ M 011 mg

Chapter 2 - Part 1


5-1919

60

## Index Example: Four Variables

i (Decimal)	i (Binary) n = 4 Variables	m <sub>i</sub>	$\mathbf{M_i}$
0	0000	$ar{a}ar{b}ar{c}ar{d}$	a+b+c+d
1	0001	ā̄b̄c̄d	$a+b+c+\bar{d}$
3	0011	$\bar{a}\bar{b}cd$	$a+b+\bar{c}+\bar{d}$
5	0101	ābēd	$a + \bar{b} + c + \bar{d}$
7	0111	ābcd	$a + \bar{b} + \bar{c} + \bar{d}$
10	1010	$aar{b}car{d}$	$\bar{a}+b+\bar{c}+d$
13	1101	abēd	$\bar{a} + \bar{b} + c + \bar{d}$
15		abcd	$\bar{a} + \bar{b} + \bar{c} + \bar{d}$

ciee 5 0 LS (9+b+C+b) 2 M 9 P Cier Design Fundamentals, 40 P M 3 P Cies Education, inc.



- Review: DeMorgan's Theorem  $\overline{x. y} = \overline{x} + \overline{y} \text{ and } \overline{x + y} = \overline{x}. \overline{y}$
- Two-variable example:
  - $M_2 = \bar{x} + y$  and  $m_2 = x. \bar{y}$
  - Using DeMorgan's Theorem  $\rightarrow \overline{x} + y = \overline{x} \cdot \overline{y} = x \cdot \overline{y}$
  - Using DeMorgan's Theorem  $\rightarrow \overline{x. \overline{y}} = \overline{x} + \overline{\overline{y}} = \overline{x}. y$
  - Thus, M<sub>2</sub> is the complement of m<sub>2</sub> and vice-versa
- Since DeMorgan's Theorem holds for *n* variables, the above holds for terms of *n* variables:

 $M_{ij} = \overline{m_{ij}}$  and  $m_{ij} = \overline{M_{ij}}$ 

Thus, Mi is the complement of mi and vice-versa

ogic and Computer Design Fundamentals, 4e werPoint<sup>®</sup> Slides 2008 Pearson Education, Inc. Chapter 2 - Part 1

62

### **Observations**

- In the function tables:
  - Each *minterm* has one and only one 1 present in the  $2^n$  terms (a minimum of 1s). All other entries are 0.
  - Each maxterm has one and only one 0 present in the 2<sup>n</sup> terms All other entries are 1 (a maximum of 1s).
- We can implement any function by

ORing" the minterms corresponding to "1" entries in the function m + m table. These are called the minterms of the function.

- "ANDing" the maxterms corresponding to "0" entries in the function table. These are called the maxterms of the function. Max + Fin ispue
- This gives us two canonical forms for stating any Boolean H. H. H. function:
- Sum of Minterms (SOM)
  - Product of Maxterms (POM)

Chapter 2 - Part 1

64

## **Minterm Function Example**

• Example: Find  $F_1 = m_1 + m_4 + m_7$ 

$$F_1 = x'y'z + xy'z' + xyz$$

xyz	Index	$m_1 + m_4 + m_7 = F_1$
000	0	<b>0</b> + <b>0</b> + <b>0</b> = <b>0</b>
001	1	1 + 0 + 0 = 1
010	2	0+0+0=0
011	3 、	0 + 0 + 0 = 0
100	4	0+1+0=1
101	5	0 + 0 + 0 = 0
110	6	0 + 0 + 0 = 0
111	7	0 + 0 + 1 = 1

my (xyz)

My (xy

65

Chapter 2 - Part 1

gic and Computer Design Fundamentals, 4 werPoint<sup>®</sup> Slides 2**006 Pearson** Education, Inc.

## **Minterm Function Example**

 $F(A, B, C, D, E) = m_2 + m_9 + m_{17} + m_{23}$ 

$$F(A,B,C,D,E) = A'B'C'DE' + A'BC'D'E + AB'C'D'E + AB'CDE$$

ogic and Computer Design Fundamentals, 4e

## **Maxterm Function Example**

#### Example: Implement F1 in maxterms:

• 
$$F_1 = M_0 \odot M_2 \odot M_3 \odot M_5 \odot M_6$$
 [and]

• 
$$F_1 = (x + y + z) \cdot (x + y' + z) \cdot (x + y' + z') \cdot (x' + y + z') \cdot (x' + y' + z)$$

xyz	Index	$\mathbf{M_0}$ . $\mathbf{M_2}$ . $\mathbf{M_3}$ . $\mathbf{M_5}$ . $\mathbf{M_6} = \mathbf{F_1}$
000	0	0.1.1.1.1=0
001	1	1.1.1.1.1=1
010	2	1.0.1.1.1=0
011	3	1.1.0.1.1=0
100	4	1.1.1.1.1=1
101	5	1.1.1.0.1=0
110	6	1.1.1.0=0
111	7	1.1.1.1.1=1


Logic and Computer Design Fundamentals, 4e
PowerPoint® Slides

## Maxterm Function Example

$$F(A,B,C,D) = M_3 . M_8 . M_{11} . M_{14}$$

F(A, B, C, D)
$$= (A + B + C' + D') \cdot (A' + B + C + D) \cdot (A' + B + C' + D') \cdot (A' + B' + C' + D)$$

$$M_3$$
 $A+B+C+D$ 
 $M_8$ 
 $A+B+C+D$ 
 $M_1$ 
 $M_1$ 
 $A+B+C+D$ 
 $M_1$ 
 $M$ 



ا صبح سي بسيكو ت Funtion ودينون دشونا فغض ودينون مارنا رتص مثار ا

Iny Boolean function can be expressed as a Sum of Minterms (SOM):

- For the function table, the minterms used are the terms corresponding to the 1's
- For expressions, expand all terms first to explicitly list all minterms. Do this by "ANDing" any term missing a variable v with a term  $(v + \bar{v})$

Example: Implement  $f = \overline{x} \bar{y}$  as a SOM?  $\overline{x}(x, y, z)$ 

- 2. Distributive law  $\rightarrow f = xy + x\bar{y} + \bar{x}\bar{y}$
- 3. Express as SOM  $\rightarrow f = m_3 + m_2 + m_0 = m_0 + m_2 + m_3$   $\times y \quad m_z$

Ký mz

ogic and Computer Design Fundamentals, 4e lowerPoint® Slides

2008 Pearson Education, Inc.

Chapter 2 - Part 1

72

### **Another SOM Example**

- Example:  $F = A + \overline{B}C \longrightarrow A(B+\overline{B})(c+\overline{c}) + Bc(A+\overline{A})$
- There are three variables: A, B, and C which we take to be the standard order
- Expanding the terms with missing variables:

• 
$$F = A(B + \overline{B})(C + \overline{C}) + (A + \overline{A})\overline{B}C$$

Distributive law:


• 
$$F = ABC + A\overline{B}C + AB\overline{C} + A\overline{B}\overline{C} + A\overline{B}C + \overline{A}\overline{B}C$$

Collect terms (removing all but one of duplicate terms):

• 
$$F = ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

Express as SOM:

• 
$$F = m_7 + m_6 + m_5 + m_4 + m_1$$



#### **Shorthand SOM Form**

■ From the previous example, we started with:


$$F = A + \overline{B}C$$

- We ended up with:
  - $F = m_1 + m_4 + m_5 + m_6 + m_7$
- This can be denoted in the formal shorthand:

• 
$$F(A, B, C) = \sum_{m} (1,4,5,6,7)$$


 Note that we explicitly show the standard variables in order and drop the "m" designators.

#### **Canonical Product of Maxterms**




- Any Boolean Function can be expressed as a Product of Maxterms (POM):
  - For the function table, the maxterms used are the terms corresponding to the 0's
  - For an expression, expand all terms first to explicitly list all maxterms. Do this by first applying the second distributive law, "ORing" terms missing variable v with  $(v \cdot \bar{v})$  and then applying the distributive law again
- Example: Convert  $f(x, y, z) \neq x + \bar{x}\bar{y}$  to POM?
  - Distributive law  $\rightarrow f = (x + \overline{x}) \cdot (x + \overline{y}) = x + \overline{y}$
  - ORing with missing variable (z)  $\rightarrow f = x + \bar{y} + z \cdot \bar{z}$
  - Distributive law  $\rightarrow f = (x + \bar{y} + z) \cdot (x + \bar{y} + \bar{z})^8$
  - Express as POS  $\rightarrow f = M_2 . M_3$

## **Another POM Example**



- Convert f(A, B, C) = AC' + BC + A'B' to POM?
- $Us \notin x + yz = (x + y) \cdot (x + z)$ , assuming x = AC' + BC and y = A' and z = B'
  - $f(A,B,C) = (AC' + BC + A') \cdot (AC' + BC + B')$
- Use Simplification theorem to get:
- $f(A,B,C) = (BC + A' + C') \cdot (AC' + B' + C)$  Use Simplification theorem again to get:
  - $f(A,B,C) = (A'+B+C') \cdot (A+B'+C) = M_5 \cdot M_2$
  - $f(A, B, C) = M_2 \cdot M_5 = \prod_M (2,5) \rightarrow Shorthand POM$ form

## **Function Complements**



- The complement of a function expressed as a sum of minterms is constructed by selecting the minterms missing in the sum-of-minterms canonical forms.
- Alternatively, the complement of a function expressed by a sum of minterms form is simply the Product of Maxterms with the same indices.
- Example: Given  $F(x,y,z) = \sum_{m} (1,3,5,7)$ , find complement F as SOM and POM?
  - $F(x, y, z) = \sum_{m=0}^{\infty} (0,2,4,6)$
  - $F(x, y, z) = \prod_{M} (1,3,5,7)$



Computer Design Fundamentals, 4ent<sup>®</sup> Slides

Chanter 2 Dont 1

#### **Conversion Between Forms**

- To convert between sum-of-minterms and product-of-maxterms form (or vice-versa) we follow these steps:
  - Find the function complement by swapping terms in the list with terms not in the list.
  - · Change from products to sums, or vice versa.
- **Example:** Given F as before:  $F(x, y, z) = \sum_{m} (1,3,5,7)$ 
  - Form the Complement:  $\overline{F}(x, y, z) = \sum_{m} (0,2,4,6)$
  - Then use the other form with the same indices this forms complement again, giving the other form of the original function:

$$F(x,y,z) = \prod_{M} (0,2,4,6)$$


$$F(x/y/z) = \prod_{M} (1/3/5/7)$$

Chapter 2 - Par


and Computer Design Fundamentals, 4e



- Standard Sum-of-Products (SOP) form: equations are written as an OR of AND terms
- Standard Product-of-Sums (POS) form: equations are written as an AND of OR terms
- Examples:
  - SOP:  $ABC + \overline{ABC} + \overline{B}$
  - POS:  $(\underline{A} + \underline{B})$ .  $(A + \overline{B} + \overline{C})$ .



- (AB+C)(A+C) (AC+AB)
- $AB\bar{C} + AC(A+B)$



وي مالة هذه لا حوم م

\* (AB+C) (A+C)


(A+C)(B+C) (A+C)

prof pos

\* ABC + AC (A+B) (ABC) + (ACA)+(ACB) \$ SOP

## Standard Sum-of-Products (SOP)


- A Simplification Example:  $F(A, B, C) = \sum_{m} (1,4,5,6,7)$
- Writing the minterm expression:
  - F(A,B,C) = A'B'C + AB'C' + AB'C + ABC' + ABC
- Simplifying using boolean Algebra:




Simplified F contains 3 literals compared to 15 in minterm F


# AND/OR Two-level Implementation of SOP Expression


■ The two implementations for F are shown below — it is quite apparent which is simpler!





ogic and Computer Design Fundamentals, 48 PowerPoint® Stides













garde the Karen earimal Binra Oct ras Herrals \* بكون بالمسمة الرفتم على ع (46), -> (0110) 2







Scanned by CamScanner

Cooling in Cooling 1 Eur & Ear & Phi shie \* 215 (21) P32 coding J83 612 c mas # ص عدد الخانات Decimal  $\frac{10^2}{(r)}$ 82 , 6U octal Dinary ای موهد رعندك

ويفوع الدوم التاريخ / /
49 Oct > Who sure I pli sur 'slip ex) ex) 8" >, 365
N = 1
ns 5122 512) 356
diplosición de log r = log m
$N = \log_{r} m$
n = log, m
ر ا نی از ا کی از ا کی ا
[3.00001] 3.9999 J
ALFAJER





#### Overview

- Part 1 Gate Circuits and Boolean Equations
  - · Binary Logic and Gates
  - Boolean Algebra
  - Standard Forms
- Part 2 Circuit Optimization
  - · Two-Level Optimization
  - · Map Manipulation
- Part 3 Additional Gates and Circuits
  - · Other Gate Types
  - · Exclusive-OR Operator and Gates
  - High-Impedance Outputs

SOSas

Chapter 2 - Part 2

3

Logic and Computer Design Fundamentals, 4a PowerPoint® Sides. © 2008 Pageson Education, Inc.

## Circuit Optimization

- Goal: To obtain the simplest implementation for a given function
- Optimization is a more formal approach to simplification that is performed using a specific procedure or algorithm
- Optimization requires a cost criterion to measure the simplicity of a circuit
- Distinct cost criteria we will use: Lost


Literal cost (L)

Gate input cost (G)

Gate input cost with NOTs (GN)

and Computer Design Functionentals, 4e Puint States Fearson Education, Inc

## Literal Cost (L)





literal of number Literal the cost (L): expression Boolean appearances in a diagram corresponding to the logic circuit م العدلم الما الم المعدود العدود

Examples:

• 
$$F = \overrightarrow{BD} + \overrightarrow{AB'C} + \overrightarrow{AC'D'} \rightarrow \$$$

■ L = 8 (Minimum cost  $\rightarrow$  Best solution)

• 
$$F = \overrightarrow{BD} + \overrightarrow{AB'C} + \overrightarrow{AB'D'} + \overrightarrow{ABC'}$$


• 
$$F = (A + B)(A + D)(B + C + D')(B' + C' + D)$$
  
•  $L = 10$ 

Logic and Computer Design Fundamentals, 4e PowerPoint® Skides © 2008 Pearson Education, Inc.


Chapter 2 - Part 2

## Gate Input Cost (G)

- Gate input cost (G): the number of inputs to the gates in the implementation corresponding exactly to the given equation or equations. (G: inverters not counted, GN: inverters counted)
- For SOP and POS equations, it can be found from the equation(s) by finding the sum of:
  - All literal appearances
  - The number of terms excluding single literal terms,(G) and
  - optionally, the number of distinct complemented single literals (GN).



### Cost Criteria (continued)



لا الحالات المحالات المحالات


GN(gate input count with NOTs) adds the inverter (nputs

Chapter 2 - Part 2

7

### Cost Criteria (continued)


- Example 2:
- F = (A, B, C, D) = (ABC + D').C'• L = 5
  - G = 5 + 2 = 7
  - GN = 7 + 2 = 9• GN = 7 + 2 = 9• GN = 7 + 2 = 9



1,5 GNS1

Promote par Chiefs Si Men Proposit I de monte de Chapter 2 - Part 2

### K-Map Function Representation




For function F(x, y), the two adjacent cells containing 1's can be combined using the Minimization Theorem:

Topic and Consider Design Fundamentals, de Physician Species 
$$F(x,y) = x\bar{y} + xy = (\bar{x})$$

Logic and Consider Design Fundamentals, de Physician Species  $X$  ( $\bar{y} + y$ )

Chapter 2 - Part 2 15

### K-Map Function Representation



For G(x, y), two pairs of adjacent cells containing 1's can be combined using the Minimization Theorem:

$$G(x,y) = (x\bar{y} + xy) + (\bar{x}y + xy)$$
$$G(x,y) = x + y$$

### K-Map and Truth Tables

- The K-Map is just a different form of the truth table
- Example: Two variable function
  - We choose a,b,c and d from the set  $\{0,1\}$  to implement a particular function, F(x,y)

Input Values (x, y)	$\mathbf{F}(\mathbf{x}, \mathbf{y})$
0 0	а
01	b
10	c
11	d

طبعة توزيع المملط في لخ

	<u> </u>	
	y = 0	y = 1
$\sqrt{x} = 0$	a mo	<b>b</b> m <sub>1</sub>
$\mathbf{x} = 1$	c m 2	d m3

**Truth Table** 

K-Map

Logic and Computer Decays Fundamentals, 4e Complement Status G 2008 Pearson Education, Inc.

Chapter 2 - Part 2

$$F = \bar{x}y + \bar{x}\bar{y}$$

### Three Variable Maps

A three-variable K-man:

		السينه		yz = 00	yz = 01	yz = 11	yz = 10
mo	m	(m2) m2	x = 0	$\dot{m}_0$	$m_1$	$m_3$	$m_2$
my	m <sub>6</sub>	m m	x = 1	$m_4$	$m_5$	$m_7$	$m_6$

Where each minterm corresponds to the product terms:

	Ċ	9		4	<b>.</b>
V	mo	mi	m <sub>3</sub>	m2	111
7	my	ms	ma	m 6	
^	2	1-2		豆	

			U=0	S.	5)
		yz = 00	THE RESERVE OF THE PARTY OF THE	yz = 11	yz = 10
X	x = 0	$\bar{x}\bar{y}\bar{z}$	$\bar{x}\bar{y}z$	$\bar{x}yz$	$\bar{x}y\bar{z}$
X	x = 1	$x\bar{y}\bar{z}$	$x\bar{y}z$	xyz	$xy\bar{z}$
•		250	一元:	-1	520

Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K-Map


Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 2 - Part 2

17


### Alternative Map Labeling

- Map use largely involves:
  - · Entering values into the map, and
  - · Reading off product terms from the map
- Alternate labelings are useful:



olderster, by

YZ	00	01	11	10
0	0	1	3	2
x √1	4	5	7	6
14 1	2			<u> </u>



Learn the locations of the 8 indices based on the variable order shown (X, most significant and Z, least significant) on the map boundaries

Logic and Computer Design Fundamentals, 4a PowerPoint\* Stidies © 2009 Pearson Education, loc

Chapter 2 - Part 2

19

Steps for using K-Maps to Simplify Boolean **Functions** 


Enter the function on the K-Map

Function can be given in truth table, shorthand notation, SOP,...etc

Example:  $F(x,y) = \bar{x} + xy$ 

		***	10 4 1	•
F(x,y)	=	$\sum_{m}$	(0,1,3)	S)

x	У	$\mathbf{F}(\mathbf{x},\mathbf{y})$
0	0	1
0	1	1
1	0	0
1	1	1



Combining squares for simplification

Rectangles that include power of 2 squares {1, 2, 4, 8, ...}

Goal: Fewest rectangles that cover all 1's → as large as possible

Determine if any rectangle is not needed


20

Lugic and Computer Design Fundamentals, 44 Powerfour Pades © 2009 Pearson Education, Inc.

Scanned by CamScanner

### Example: Combining Squares

• Example:  $F(A, B) = \sum_{m} (0,1,2)$ 



- Using Distributive law
  - $F(A,B) = \bar{A} + A\bar{B}$
- Using simplification theorem


• 
$$F(A,B) = \widehat{A} + \widehat{B}$$


Thus, every two adjacent terms that form a 2×1 rectangle correspond to a product term with one variable


#### Three-Variable Maps

مارات العالي صنيا (1) واحد 0 - 7

■ Example shapes of 2-cell rectangles: <








Chapter 2 - Part 2

25

### Three-Variable Maps


Example shapes of 2-cell rectangles:

عاً الشوف المائة ك سيائ سريت حب المعثم ل بعائد معرفة بالمعمران بعائد بعائد بالمعمران بعائد بعائد بالمعمران



- Read-off the product terms for the rectangles shown:
  - $Rect(0,1) = \bar{X}\bar{Y}$
- K X X
- $Rect(0,2) = \bar{X}\bar{Z}$
- XXX
- Rect(3,7) = YZ
- # 7 7

Example shapes of 4-cell Rectangles:




- Read off the product terms for the rectangle shown:

  - $Rect(4,5,6,7) = X \times *$

Chapter 2 - Pa

- K-maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the "1s" in the map.
- Example: Simplify  $F(x, y, z) = \sum_{m} (1,2,3,5,7)$



$$F(x, y, z) = z + \bar{x}y$$


Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Stides © 2008 Pearson Education, Inc.

Chapter 2 - Part 2

29


### Three-Variable Map Simplification

• Use a K-map to find an optimum SOP equation for  $F(X, Y, Z) = \sum_{m} (0,1,2,4,6,7)$ 



### Three-Variable Map Simplification

Use a K-map to find an optimum SOP equation for  $F(X, Y, Z) = \sum_{m} (0,1,2,4,6,7)$ 



 $F(X,Y,Z) = \bar{Z} + \bar{X}\bar{Y} + XY$ 

Logic and Computer Design Fundamentals, de PowerPoint® States © 2008 Pearson Education, Inc.

© 2008 Perenio Education, Ira

Chapter 2 - Part 2

31

### Four Variable Maps

Map and location of minterms F(W,X,Y,Z): 6 X13 15 2 yumb 1 = 51, 2 Logic and Computer Outsign Fundamentals, by 3 Vary b - 2 3513

Scanned by CamScanner

Chapter 2 - Part 2

### Four Variable Terms

- Four variable maps can have rectangles corresponding to:
  - A single 1:
- 4 variables (i.e. Minterm)
- Two 1's:
- 3 variables
- · Four I's:
- 2 variables
- Eight 1's:
- 1 variable
- · Sixteen 1's:
- zero variables (function of all ones)


Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Sides © 2008 Pourson Education, Inc. Chapter 2 - Part 2

33

### Four-Variable Maps



Example shapes of 4-cell rectangles:




04-26 412-64 128-1010 and 01-21 13-011 32-110 02-810

Chapter 2 - Part 2

34

### Example shapes of 4-cell rectangles:




Logic and Computer Design Psychimerists, & Frankfishi<sup>®</sup> Bibbes is now Peacent Estandon, Inc. Chapter 2 - Part 2

35

### Four-Variable Maps

### Example shapes of 8-cell rectangles:




Media 10 11 12 18 - 26/4/0

I with = E

## Four-Variable Map Simplification

 $F(W,X,Y,Z) = \sum_{m} (0,2,4,5,6,7,8,10,13,15)$ 




Logic and Computer Design Fundamentals, 4e PowerPoint® Sildes © 2006 Pearson Education, Inc.

Chapter 2 - Part 2

### Four-Variable Map Simplification

•  $F(W,X,Y,Z) = \sum_{m} (3,4,5,7,9,13,14,15)$ 




 $F(W,X,Y,Z) = \overline{W}YZ + \overline{W}X\overline{Y} + WXY + W\overline{Y}Z$ Logic and Computer Design Fundamentals, 40
PowerFully States
0 2008 Phanson Edyfalor, Hz. 52 Cl U + Essential U - Chapter 2 - Part 2
41

### **Systematic Simplification**

- Prime Implicant: is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2
- A prime implicant is called an <u>Essential Prime Implicant</u>
  if it is the <u>only</u> prime implicant that covers (includes) one
  or more minterms
- Prime Implicants and Essential Prime Implicants can be determined by inspection of a K-Map
- A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm

### Four-Variable Map Simplification

• 
$$F(W,X,Y,Z) = \sum_{m} (0,2,4,5,6,7,8,10,13,15)$$




$$F(W,X,Y,Z) = XZ + \bar{X}\bar{Z} + \bar{W}X$$

Logic and Computer Design Fundamentals, 4s ProverPoint<sup>®</sup> Bildes © 2009 Pearson Education, Inc. Chapter 2 - Part 2

39

### Four-Variable Map Simplification

•  $F(W,X,Y,Z) = \sum_{m} (3,4,5,7,9,13,14,15)$ 



 $F(W,X,Y,Z) = \overline{W}YZ + \overline{W}X\overline{Y} + WXY + W\overline{Y}Z$ 


ogic and Computer Design Fundamentals, 4e used obtain 88des

Chapter 2 - Part 2

### **Prime Implicant Practice**

Find all prime implicants for:

$$F(A,B,C,D) = \sum_{m} (0,2,3,8,9,10,11,12,13,14,15)$$




Logic and Computer Design Fundamentals, 4e PowerPoint® Stides © 2008 Peanson Education, Inc. Chapter 2 - Part 2

### **Another Example**


Find all prime implicants for:

$$G(A, B, C, D) = \sum_{m} (0,2,3,4,7,12,13,14,15)$$

- Hint: There are seven prime implicants!
- Prime Implicants:



### Selection Rule Example



tundamentals, 4e

Chapter 2 - Part 2

### Selection Rule Example

Find the optimum POS solution for:

$$F(A,B,C,D) = \sum_{m} (1,3,9,11,12,13,14,15)$$

- Solution:
  - Find optimized SOP for \(\bar{F}\) by combining 0's in K-Map of \(\bar{F}\)

C • Complement  $\overline{F}$  to obtain optimized POS for F0 1 1 ( o 0 0 0 B 13 15 4,5,7,6 -A B 1 1 1 1 F = (AB) + (BD)

Product of Sums Example 51

Find the optimum POS solution for:

$$F(A,B,C,D) = \sum_{m} (1,3,9,11,12,13,14,15)$$

- Solution:
  - Find optimized SOP for  $\overline{F}$  by combining 0's in K-Map of F

• Complement $\overline{F}$ to obtain optim	nized POS for F		C		
SOPF grow vero vero v		1 1	1	0	
0,2,8,10 - BD	40	5	7	0	R
4,5,4,6 → A B	1 12	13 1	15 1	14 1	
F = (AB) + (BD)	A 8 0	9	11 1	0	
			D	1	
Logic and Computer Design Fundamentals, 4e PowerPoint® Stokes  2 445 Physican Computer Comput	(1 T) (A	Chapte	er 2 - Pa	rt 2	51

Product of Sums Example

PUS

F group 4 -> Sop-F -> pos

1 Viso o's's si

ablish pos F -> sop F -> group das

ablifipos F - SOPF - group var,

#### Example


Find the optimum POS and SOP solution for:


$$F(A,B,C,D) = \prod_{M} (0,2,4,5,6,7)$$

$$N = \{1,2,4,5,6,7\}$$

- POS solution (Red): 1 POS solution (Red): 1 POS solution
  - Find optimized SOP for  $\overline{F}$  by combining 0's in K-Map of F

Complement \( \bar{F} \) to obtain optimized POS for \( F \)






### Example

Find the optimum POS and SOP solution for:

$$F(A, B, C, D) = \prod_{M} (0, 2, 4, 5, 6, 7)$$


- POS solution (Red):
  - Find optimized SOP for  $\overline{F}$  by combining 0's in K-Map of F

• Complement  $\bar{F}$  to obtain optimized POS for F



- SOP solution (Blue):
  - Combining 1's in K-Map of F

$$F(A,B,C,D) = A + \overline{B}D$$



## Don't Cares in K-Maps

- Incompletely specified functions: Sometimes a function table or map contains entries for which it is known: dowl lare
  - · the input values for the minterm will never occur, or

The output value for the minterm is not used

- In these cases, the output value is defined as a "don't care"
- By placing "don't cares" (an "x" entry) in the function table or map, the cost of the logic circuit may be lowered
- Example: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are "x" to represent "don't cares"
- "Don't care" minterms cannot be replaced with 1's or 0's because that would require the function to be always 1 or 0 for the associated input combination

.ogic and Computer Design Fundamentals, 4e twerPutr<sup>®</sup> Sidos r 2006 Rearson Education, Inc.

Chapter 2 - Part 2

55

1 1

### Example: BCD "5 or More"


The map below gives a function F(w, x, y, z) which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non-BCD combinations:

If don't cares are treated as 1's (Red):

•  $F_1(w, x, y, z) = w + xy + xz$ G=7Cost

If don't cares are treated as 0's (Blue):

 $F_2(w, x, y, z) = \overline{w}xz + \overline{w}xy + w\overline{x}\overline{y} \stackrel{\bigcirc}{X} \rightarrow 0$ 1 45 - 2010 points X 100 Level X 151 \*




For this particular function, cost G for the POS solution for F(w, x, y, z) is not 4 اذا فيض 1 و. عمل 1 changed by using the don't cares


Choose the one less inverters (i.e. less GN)

و زاد ۲ عندی ما نقلق ی all Wis. Usle Scanned by CamScanner

## Selection Rule Example with Don't Cares

■ Simplify F(A, B, C, D) given on the K-map.





Chapter 2 - Part 2

### Product of Sums with Don't Care Example

Find the optimum POS solution for:

Find the optimum 
$$\bigcirc OS$$
 solution for  $F(A, B, C, D) = \sum_{m} (3,9,11,12,13,14,15) + \sum_{d} (1,4,6)$ 

				c	n 
-	0	$\mathbf{x}$	3 1	10	
	х	0	0	x	В
	12	13	15 1	1	_
<u>A</u>	.x	9	11 1	10	j-
	1	I	0		

				<i>c</i>	
-1	707	1 X	3	0	
			7	4	T
	X	0	0	X	-B
	12	13 1	15 1	14	
4	Z	9	11	i 0	<b></b> .
			D		

57

So 
$$\rho$$
  $(\overline{F}(A, B, C, D) = \overline{A}B + \overline{B}\overline{D}$   
So  $\rho$   $(\overline{F}(A, B, C, D) = (A + \overline{B})(B + D)$ 

Chapter 2 - Part 2


58

### Buffer

Output sinput

تسغدم لتقويه كارة

• A buffer is a gate with the function F = X:



X	F
0 -	-> 0
1 -	-> 1
put	0~

- In terms of Boolean function, a buffer is the same as a connection!
- So why use it?
  - · A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation


verPoint® Sides 008 Pearson Education, Inc

Chapter 2 - Part 3


### NAND Gate => Nob + AND

وبن ما الشون (٥) كرة De lear seilal don

The NAND gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0




1.4.2

NAND represents **NOT-AND**, i.e., the AND function with a NOT applied. The symbol shown is an AND-Invert. The small circle ("bubble") represents the invert function

F = X.y.Z , X+y+Z

• A buffer is a gate with the function F = X:



X		F
0	>	0
1	>	1
nput		out

- In terms of Boolean function, a buffer is the same as a connection!
- So why use it?
  - A buffer is an electronic amplifier used to improve circuit voltage levels and increase the speed of circuit operation

- Dantastian and inslation between aircrite

Logic and Computer Design Fundamentals, 4e PowerPoint® 68des

© 2008 Poerson Education, Inc.


Chapter 2 - Part 3

5

NAND Gate => NOL+ AND


مهد حنصه ۱۰ وین سا استون (<u>۵</u>) کوه می لوجهانی مصناها Nob

The NAND gate has the following symbol and truth table:



Χ -

X	Y	F
0	0	1
0	1	1
1	0	1
1	1	0



NAND represents <u>NOT-AND</u>, i.e., the AND function with a NOT applied. The symbol shown is an <u>AND-Invert</u>.
 The small circle ("bubble") represents the invert function


Legic and Computer Design Fundamentals, 4e PowerFull States F = X.y.Z

 $X + \overline{Y} + \overline{z}$ Chapter 2 - Part 3

6

# NAND Gates (continued) ( x.y.z

Applying DeMorgan's Law gives <u>Invert-OR</u> (NAND)




- This NAND symbol is called <u>Invert-OR</u>, since inputs are inverted and then ORed together
- AND-Invert and Invert-OR both represent the NAND gate. Having both makes visualization of circuit function easier

Logic and Computer Design Fundamentals, 4s PowerPoint® 88des © 2008 Pearson Education, Inc. Chapter 2 - Part 3


7


### NAND Gates (continued)

• The NOR gate has the following symbol and truth table:



X	Y	F
0	0	1
0	1	0
1	0	0
1	1	0






■ NOR represents <u>NOT-OR</u>, i.e., the OR function with a NOT applied. The symbol shown is an <u>OR-Invert</u>. The small circle "bubble") represents the invert function

ogic and Computer Design Fundamentals, 4e transPuist<sup>®</sup> States 2 2006 Passeon Estacation, Inc. Chapter 2 - Part 3

9

### NOR Gates (continued)

Applying DeMorgan's Law gives <u>Invert-AND</u> (NOR)




- This NOR symbol is called <u>Invert-AND</u>, since inputs are inverted and then ANDed together
- OR-Invert and Invert-AND both represent the NOR gate.
   Having both makes visualization of circuit function easier


### **NOR Gates** (continued)

Nor il Le ع نقدر ا کیل مد 'MWWtal

The NOR gate is a universal gate:



#### Hi-Impedance Outputs -> 2500 (F--1H)



- Logic gates introduced thus far
  - have 1 and 0 output values,

- cannot have their outputs connected together, and transmit signals on connections in only one direction
  - H1-3
- Three-state logic adds a third logic value, Hi-Impedance (Hi-Z), giving three states: 0, 1, and Hi-Z on the outputs.
- Hi-Z can be also denoted as Z or z
- The presence of a Hi-Z state makes a gate output as described above behave quite differently:
  - "1 and 0" become "1, 0, and Hi-Z"
  - "cannot" becomes "can," and
  - "only one" becomes "two"

- This means that, looking back into the circuit, the appears to be disconnected
- It is as if a switch between the internal circuitry and the output has been opened
- Hi-Z may appear on the output of any gate, but we restrict gates to <u>3-state buffer</u>

.ogic and Computer Design Fundamentals, 4e PowerPoint<sup>©</sup> Sildes Chapter 2 - Part 3

13

### Tri-State Buffer (3-State Buffer)

For the symbol and truth table, IN is the <u>data input</u>, and EN is the <u>control input</u>

IN OUT

■ For EN = 0, regardless of the value on IN (denoted by X), the output value is Hi-Z

Truth Table

• For EN = 1, the output value follows the input value

EN	IN	<b>OUT</b>
_ 0	X	Hi-Z
» 1	0	0
» <i>1</i>	1	1

مره من مروسه

ngic and Computer Design Francementals, 4e monPoint<sup>®</sup> Ribbes


Chapter 2 - Part 3

14

0

#### **Tri-State Buffer Variations** By adding "bubbles" to signals: Data input, IN, can be inverted Control input, EN, can be inverted IN OUT IN IN OUT EN EN EN د لا تعنفا م مع العلمط EN IN OUT OUT OUT IN IN EN EN 0 41-Z 0 0 0 X 0 ١ 0 1 1 0 0. X H1-2 X 41-Z 0 15 Chapter 2 - Part 3

**Tri-State Buffer Variations** 



Resolving 3-State Values on a Connection

- Resulting Rule: At least one buffer output value must be Hi-Z. Why?
  - Because any data combinations including (0,1) and (1,0) can occur. If one of these combinations occurs, and no buffers are Hi-Z, then high currents can occur, destroying or damaging the circuit
- How many valid buffer output combinations exist?
  - 5 valid output combination
- What is the rule for "n" tri-state buffers connected to wire, OL?
  - At least "n-1" buffer outputs must be Hi-Z
  - How many valid buffer output combinations exist?
    - Each of the n-buffers can have a 0 or 1 output with all others at Hi-Z.
       Also all buffers can be Hi-Z. So there are 2n + 1 valid combinations.

ogic and Computer Design Fundamentals, 4e

1 or varo input is

Chapter 2 - Part 3

19

# Exclusive OR/ Exclusive NOR

- Uses for the XOR and XNORs gate include:
  - Adders/subtractors/multipliers
  - Counters/incrementers/decrementers
  - Parity generators/checkers
- Definitions
- The XOR function is:  $X \oplus Y = \overline{X}Y + X\overline{Y} 2$  input &  $A = \overline{X}Y + X\overline{Y} 2$ 
  - The XNOR function is:  $X \odot Y = \overline{X \oplus Y} = XY + \overline{X}\overline{Y}$
- Strictly speaking, XOR and XNOR gates do no exist for more than two inputs. Instead, they are replaced by odd and even functions

Chapter 2 - Part 3

27

## Proof: XNOR is the complement of XOR

$$\overline{X \oplus Y} = \overline{\overline{X}Y + X\overline{Y}}$$

$$\overline{X \oplus Y} = \overline{\overline{XY}}.\overline{X\overline{Y}} \rightarrow - \text{tiese}$$

$$\overline{X \oplus Y} = (X + \overline{Y})(\overline{X} + Y)$$

$$X \odot Y = \overline{X \oplus Y} = XY + \overline{X}\overline{Y}$$

### Symbols For XOR and XNOR


XOR symbol:



XNOR symbol:



Shaped symbols exist only for two inputs



### Truth Tables for XOR/XNOR


M. ma	X	Y	$X \oplus Y$
	0	0	0
1_	0	1	樹 1 m
الماق م	1	0	₩ 1 ma
المتشاية	1	1	-0

X	Y	$X \odot Y(X \equiv Y)$
>0	0	m 0 1
0	1	0
1	0	0
<del>&gt;</del> 1	1	m 3 1


■ The XOR function means: X OR Y, but NOT BOTH

- Why is the XNOR function also known as the equivalence function, denoted by the operator ≡?
  - Because the function equals 1 if and only if X = Y

Logic and Computer Design Fundamentals, 4a Description States ■ The simple SOP implementation uses the following structure: x—



A NAND only implementation is:



gic and Computer Design Fundamentals, 4e sexPoint® Stides

Chapter 2 - Part 3


31

#### **XOR**

■ The XOR identities:

~ _,	100) 00
<i>X</i> ⊕ 1 = <b>X</b>	invertal
$X \oplus \overline{X} = 1$	
$\overline{X} \oplus Y = \overline{X \oplus Y}$	
$Y = Y \oplus X$	هانقرق – تَ نَشَّلُ
$\oplus (Y \oplus Z) = X \oplus Y \oplus Z$	حرييب ر
	$X \oplus \overline{X} = 1$ $\overline{X} \oplus Y = \overline{X \oplus Y}$ $Y = Y \oplus X$

• The XOR function can be extended to 3 or more variables. For more than 2 variables, it is called an <u>odd function</u> or <u>modulo 2 sum</u> (Mod 2 sum), not an XOR:



Scanned by CamScanner

#### **XNOR**

ROMANDIANA

■ The XNOR identities:

$X \odot 0 = \overline{X}$	$X\odot 1=X$
$X \odot X = 1$	$X\odot\overline{X}=0$
$X \odot X = 1$	Services and their

XOYOZ

 $= (X \odot Y) \odot Z \neq X \odot (Y \odot Z) = X \odot Y \odot Z$ 



■ The XNOR function can be extended to 3 or more variables. For more than 2 variables, it is called an <u>even</u> <u>function</u>, not an XNOR:

$$X \odot Y \odot Z = \overline{X}YZ + X\overline{Y}Z + XY\overline{Z} + \overline{X}\overline{Y}\overline{Z}$$
 (Even # of  $C$ 's)

■ The even function is the complement of the odd function


Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Sildes © 2008 Pearson Education, Inc. Chapter 2 - Part 3


33

#### **Odd and Even Functions**


The 1s of an *odd function* correspond to minterms having an index with an odd number of 1s.

1000 500 Som
4000 1000 1000






The 1s of an even function correspond to minterms having an index with an even number of 1s.




				y
	0 1	1	3 1	2
x	4	5	7	6 1
			Z	



## Example: Odd Function Implementation

- Design a 3-input odd function  $F = X \oplus Y \oplus Z$  with 2-input XOR gates
- Factoring,  $F = (X \oplus Y) \oplus Z$
- The circuit:




agic and Computer Design Fundamentals, 4e Superfolish States 5.2006 Pearson Education, Inc.

Chapter 2 - Part 3


35

## **Example: Even Function Implementation**

- Design 4-input even function  $F = W \oplus X \oplus Y \oplus Z$  with 2-input XOR and XNOR gates
- Factoring,  $F = (W \oplus X) \oplus (Y \oplus Z)$
- The circuit:



Logic and Computer Davigs Fundamental




## Parity Generators and Checkers


- In Chapter 1, a parity bit added to n-bit code to produce an n+1 bit code:
  - Add odd parity bit to generate code words with even parity
  - Add even parity bit to generate code words with odd parity
  - Use odd parity circuit to check code words with even parity
  - Use even parity circuit to check code words with odd parity

Example: n = 3. Generate even

parity code words of length four with odd parity generator (XOR):



• Operation: (X,Y,Z) = (0,0,1) gives (X,Y,Z,P) = (0,0,1,1) and E = 0. If Y changes from 0 to 1 between generator and checker, then E = 1 indicates an error



Even parity

#### Overview

- Part 1 Design Procedure
  - Steps
    - Specification
    - Formulation
    - Optimization
    - Technology Mapping
  - Technology Mapping AND, OR, and NOT to NAND or NOR

Logic and Computer Design Fu PowerPoint<sup>®</sup> Sides © 2008 Pearson Education, Inc.

Chapter 3 - Part 1

3

#### Combinational Circuits

A combinational logic circuit has:

· A set of m Boolean inputs,


· A set of n Boolean outputs, and

حن الوحيف لازم اعرف

• *n* switching functions, each mapping the  $2^m$  input combinations to an output such that the current output depends only on the current input values

Dum of Som

A block diagram:



n Boolean Outputs

Chapter 3 - Part 1

#### Design Examp

Specification: Design a combinational circuit that has 3inputs (X, Y, Z) and one output F, such that F = 1 when the number of F. the number of 1's in the input is greater than the number of

• This is called majority function (i.e. majority of inputs must be 1 0's (i.e. number of 1's  $\geq$  2)

for the function to be 1)


<ul><li>Formula</li></ul>	tion:	يدو1 = 1 - L
input x yz	one put	مدول = 1 سعفي مدوميز = 2 سعفي مدوميز = 2 سعفي
بعندها اء ۲		1 [ 2 .1 ]
Symb -> 23	s 8	troth deu tablal

	Y	$\boldsymbol{z}$	F
X	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1_
9 0	0	0	0
$\frac{1}{1}$	0	1	1
	1	0	1
$\frac{1}{1}$	1	1	1

Chapter 3 - Part 1

7


## Design Example 1 Cont.




Y 2 4 X 41 Z


Technology Mapping:

Mapping with a library containing inverters, 2-input AND, 2-input OR







## Design Example2 Cont.



Scanned by CamScanner



### Design Example2 Cont.



## Design Example3

#### 1. Specification

BCD to Excess-3 code converter

Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits


- BCD code words for digits 0 through 9:4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0 through 9: 4-bit patterns consisting of 3 (binary 0011) added to each BCD code word
- BCD input is labeled A, B, C, D
- Excess-3 output is labeled W, X, Y, Z

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Sildes © 2008 Pearson Education, Inc. Chapter 3 - Part 1


13

## Design Example3 Cont.

	BCU	tx cess-3	
2 Essentiation	ABCD	WXYZ	ا عالاهم ال ١٥٠
2. Formulation	0000	0011	ما المالية
BCD Excess3	0001	0100	مابیجی اسئلة طورله کیر
77	0010	0101	
W Land	0011	0110	
in give or some	0100	0111	
	0101	1000	1 10 10
V V	0110	1001	
ABCD wyyz	0111	1010	W.
	1000	1011	المام Decim مندرققي م-19
كولول ( ٥٥٥٥ )	1001	1100	م الموقق م م م
0 0000 => Jobs: Binny 200+ 3 = 3 - 0011	1010	XXXX	17
200 + 3	1011	XXXX	
620001	1100	XXXX	_ invala
Binory	1 1101	XXXX	- invold charte
60001 Jaks Binory 1+3=4 0100	1110	XXXX	] J Clont
	1111	XXXX	
and Computer Design Fundamentals, 4s		× 1	Chapter 3 - Part 1 14



### Design Example 3 Cont.



### Example3 Cont.

### 3. Optimization

$$W = A + (BC + BD)$$

$$X = \bar{B}D + \bar{B}C + B\bar{C}\bar{D}$$

$$Y = \bar{C}\bar{D} + CD$$

$$Z = \overline{D}$$

W.			С		X li	C 2	i \
**	4	1	3 2		415	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	B
A	X 8 1	13 Y 9 1	Y	B X 10 X	A 8 8	D D	
Y	0 1 4	1 5	3 1 7	6 B	Z 0 1 4 1 12 12	5 7 13 15 X X	1 B X
,	1 X 8 1	13 X 9	15 X 11 X	14 X 10 X	$A \begin{vmatrix} X \\ 8 \\ 1 \end{vmatrix}$	9 11 X D	° <sub>X</sub>
		720	D	1	Cl	napter 3 - Par	t 1 17


## Design Example3 Cont.

### 4. Technology Mapping

Mapping with a library containing inverters, 2-input AND, 2-input OR

2 input AND

Zinpul ov



Chapter 3 - Part 1

# Trapping to NAND gates


- Assumptions:
  - Gate loading and delay are ignored
  - Cell library contains an inverter and n-input NAND
  - An AND, OR, inverter schematic for the circuit is
- The mapping is accomplished by:
  - Replacing AND and OR symbols,
  - Pushing inverters through circuit fan-out points, and
  - Canceling inverter pairs


Logic and Computer Design Fundamer PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 3 - Part 1

21

#### **NAND Mapping Algorithm**





## Trug to NOR gates

## Assumptions:

- · Gate loading and delay are ignored
- Cell library contains an inverter and *n*-input NOR gates, n = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

#### The mapping is accomplished by:

- · Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- · Canceling inverter pairs


Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Sides © 2008 Pearson Education, Inc. Chapter 3 - Part 1

25


### **NOR Mapping Algorithm**

Sil ONA eno U Non

1. Replace ANDs and ORs:




- 2. Repeat the following pair of actions until there is at most one inverter between:
  - a. A circuit input or driving NOR gate output, and
  - b. The attached NOR gate inputs.




Scanned by CamScanner

## NOR Mapping Example



## NOR Mapping Example



Logic and Computer Design Fundamentals, 48 PowerPoint Stdes

## Part 2 - Combinational Logic

Functions and functional blocks →

blacks • Rudimentary logic functions

Horsis Solyap (81) وصدول العم عييج

Decoding using Decoders Implementing Combinational Functions with

Decoders

Multiplexa Encoding using Encoders

Selecting using Multiplexers

with ■ Implementing Combinational Functions Multiplexers

Chapter 3 3

#### **Functions and Functional Blocks**

- The functions considered are those found to be very useful in design
- Corresponding to each of the functions is combinational circuit implementation called functional block
- In the past, functional blocks were packaged as medium-scale ∴ ← small-scale-integrated (SSI), integrated (MSI), and large-scale-integrated (LSI) fra getes se el circuits
  - Today, they are often simply implemented within a very-large-scale-integrated (VLSI) circuit

( Pur Vier

Chapter 3 4

#### Logic Functions

- Functions of a single variable X
- Can be used on the inputs to functional blocks to implement other than the block's intended function

	Function	ns of On	e Variable	2
X	F=0	F=1	F = X	$F = \bar{X}$
0	0	1	0	1
1	0	1	1	0


<u>Value</u>	fixing	:	a,	b	
			,		

<u>Transferring</u>: c

Inverting: d


Enabling: next slide

	1,ba	الأداء
للعطي أعادكا	Vccor(VbD)	سىل <i>گ</i> عادى
$1 \longrightarrow F_{=1}$	F <sub>=</sub> 1	X - F = X
		(c)



#### **Enabling Function**

- Enabling permits an input signal to pass through to an output
- Disabling blocks an input signal from passing through to an output, replacing it with a fixed value
- The value on the output when it is disable can be Hi-Z (as for three-state buffers and transmission gates), 0, or 1
- When disabled, 0 output
- When disabled, 1 output



Scanned by CamScanner


#### Decoding

- Decoding: the conversion of an n-bit input code to an m-bit output code with  $n \le m \le 2^n$  such that each valid code word produces a unique output code
  - Circuits that perform decoding are called decoders
    - Functional blocks for decoding are
      - called *n-to-m line decoders*, where  $m \le 2^n$ , and
      - generate 2<sup>n</sup> (or fewer) minterms for the n input variables

Chapter 3 7

### 1-to-2 Line Decoder

zero de line de line de la line d decorder Pre-



• Only one output is active at a time

$$1 \longrightarrow 2$$

LSE 0 1 0

1 0 1

(a)  $D_0 = A$   $D_1 = A$ 


Decoders are used to control multiple circuits by enabling only one of them at a time

egic and Computer Design Fundamentals, 4e PossePuint<sup>®</sup> Stides D 2008 Passeum Education, Inc.

Chapter 3 9

#### 2-to-4 Line Decoder


- When the decimal value of A equals the subscript of  $D_t$ , that  $D_i$  will be 1 and all others will be 0's
  - $1 \longrightarrow 2$
  - Only one output is active at a time




■ Decoders are used to control multiple circuits by enabling only one of them at a time


ogic and Computer Design Fundamentals, 4e owerPoint® Sides 12008 Pearson Education, Inc. Chapter 3 9

#### 2-to-4 Line Decoder






- No more optimization is possible
- Note that the 2-to-4 line decoder is made up of two 1-to-




Cost
L= 16x4:64
6:64+4:68

120
01 09 A3 A2 A1 A0



Decoder Expansion est decoder in



#### nabling circuits to the outputs


able below for function

nation containing two X's represent four binary combinations

ely, can be viewed as distributing value of signal EN to 1 of 4


case, it is	calle	ed a	a De	emul	tip	lexe	er	EN - 0 input
$ \begin{array}{cccc} & & & & & \\ & & & & & \\ & & & & & \\ & & & & $	(2)	Y	A <sub>0</sub> X 0 1 0 1	0	D <sub>1</sub> 0 0 1 0 0	0	0	EN-1 decoder المنتاري عديور المنتاري عديور المنتاري عديور المنتارين المنتار

Chapter 3 26




4

- Attach 4-enabling circuits to the outputs
- See truth table below for function
  - Combination containing two X's represent four binary combinations
- Alternatively, can be viewed as distributing value of signal EN to 1 of 4 outputs
  - · In this case, it is called a Demultiplexer



EN	A <sub>1</sub>	Ao	D.	D <sub>1</sub>	D <sub>2</sub>	D,
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




27 Chapter 3

#### 2-to-4 Decoder using 1-to-2 Decoders and Inverters

		$A_1$
Zeno	+	0
1	<b>←</b>	0
2	<b>(-</b> ,	1
3 12 10		1

$A_0$	
0	
1	
0	****
1	
	1 0

$D_0$	$D_1$
1	0
0	1
0	0
0	ال محدد
	2 Decoder مساورل،





1+02 Pies 1 Pis \*


1+02 juin mui 0is

مسقول سناد0

Chapter







- · Sum-of-minering cap-One n-to-2n-line decoder
  - m OR gates, one for each function
  - For each function, the OR gate has k inputs, where k is the number of minterms in the function

#### Approach 1:

- Find the truth table for the functions
- · Make a connection to the corresponding OR from corresponding decoder output wherever a 1 appears in the truth table

#### Approach 2

- -decoder iso Function 181 · Find the minterms for each output function
- OR the minterms together



#### Example1

Implement function f using decoder and OR gate:

$$f(x,y,z)=x\overline{z}+\overline{x}y$$


 $n = 3 \text{ variables} \rightarrow 3$ -to-8 decoder

② One function → One OR gate \_\_\_\_\_ or best was

Solution: Convert f to SOM format

•  $f(x, y, z) = \sum_{m} (2,3,4,6) \rightarrow 4$ -input OR gate

Decoder is a Minterm Generator




سين الملاك بـ 16R عند minterms o is 161 rest

Chapter 3 36 Implement function f using decoder and OR gate:

$$f(w, x, y, z) = \sum_{m} (0, 4, 8, 11, 12, 14, 15)$$
ariables  $\rightarrow (4, 4, 11, 12, 14, 15)$ 

- $n = 4 \text{ variables} \rightarrow (4-to-16 \text{ decoder})$
- One function with 7 minterms → One 7-input OR gate
- If number of minterms is greater than  $\frac{2^n}{2}$ , then design for complement  $F(\overline{F})$  and use NOR gate instead of OR to generate F




الا الا الا بران به الى العم نف م شام min الحق

Chapter 3 37

### Example3

- Implement functions C and S using decoder and OR gates:
- n = 3 variables  $\rightarrow 3$ -to-8 decoder
- Two function → Two OR gates
- Solution:
  - $C = \sum_{m} (3,5,6,7) \rightarrow 4$ -input OR gate
  - $S = \sum_{m} (1,2,4,7) \rightarrow 4$ -input OR gate




Y	Z	C	S
0	0	0	0
0	1	0	(D
1	0	0	1
1	1	1	0
0	0	0	(1)
0	1	1	0
1	0	Ø	0
1	1	(i)	6
֡֡֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜	0 0 1 1 0	0 0 1 1 0 1 1 0 0 0 0 1	0 0 0 0 0 1 0 1 0 0 1 1 0 0 0 0 0 0 0 0


Scanned by CamScanner

### Example5

- Implement function F using 3-to-8 decoder, AND gate and inverters:  $F(A, B, C) = \sum_{m} (1,3,5,7)$
- Solution with 5 inverters:



- Solution with 4 inverters:
  - $F(A, B, C) = \prod_{M} (0,2,4,6)$



ic and Computer Design Fundamentals, 4e erPoint® Stides 308 Pearson Education, Inc. output (output) and pie output

Chapter 3


## Implement the following set of odd parity functions of

$$(A_7, A_6, A_5, A_4)$$

$$P_1 = A_7 \oplus A_5 \oplus A_4$$

$$P_2 = A_7 \oplus A_6 \oplus A_4$$

$$P_3 = A_7 \oplus A_6 \oplus A_5$$




$$P_1 = \Sigma_m(1,2,5,6,8,11,12,15)$$

$$P_2 = \Sigma_m(1,3,4,6,8,10,13,15)$$

$$P_3 = \Sigma_m(2,3,4,5,8,9,14,15)$$

- Find circuit
- Is this a good idea?




NF016


### **Encoding**


drada come of


- Encoding: the opposite of decoding the conversion Encoding: the opposite of a n-bit output code with  $n \le n$  an m-bit input code to a n-bit output produces a nan m-bit input code to a notation and m-bit input c
- Circuits that perform encoding are called encoders
- An encoder has  $2^n$  (or fewer) input lines and n output lines which generate the binary code corresponding to the input values
- Typically, an encoder converts a code containing exactly one bit that is 1 to a binary code corresponding to the position in which the 1 appears

43 Chapter 3









# 8-to-3 Encoder (Octal-to-Binary Encoder)

									_			r		7
_				$D_3$	D <sub>2</sub>	$D_1$	Do	A <sub>2</sub>	A <sub>1</sub>			Do-		
D <sub>7</sub>	$D_6$	D <sub>5</sub>	D <sub>4</sub>	-	0	0	1	0	۵	0		$D_1$		-
0	0	0	0	0	<u> </u>	1	0	0	0			D <sub>2</sub> -		
0	0	0	0	0	0	-	0	0	1	0	}	$D_3$	8-to-3	
0	0	0	0	0	1	0		0	_	1	-	D4	Encoder	
0	0	0	0	1	0	0	0	<u> </u>	0	0		D <sub>5</sub> -		
0	0	0	1	0	0	0	0	1		-		D <sub>6</sub>		1
0	0	1	0	0	0	0	0	1	0			D7-		
0	T	0	0	0	0	0	0	1	1	0		L		J
1	0	0	0	0	0	0	0	(	١	1				_
رم اه اه	Cus.	zero	رون ماري ماري	ري اي اي	(a)	A	1 = 1	D <sub>2</sub> +	D <sub>3</sub> + D <sub>5</sub> +	D <sub>5</sub> + D <sub>6</sub> +	D <sub>7</sub>	][	روامهها ر روامها ا	
	No.	<u> </u>											D'apter	3 48

ì


1	•											v		
	$D_7$	$D_6$	$D_5$	D <sub>4</sub>	$D_3$	$D_2$	$D_1$	$D_0$						_
	0	0	0	0	0	0	0	1	A <sub>2</sub>	-	$A_0$			
1	0	0	0	0	0	0	1	0	0	0	0	D <sub>0</sub>		
	0	0	0	0	0	1	0	0		0	1	$D_1$ —— $D_2$ ——		A <sub>0</sub>
	0	0	0	0	1	0	0	0	0	1	0	$D_3$	8-to-3	
	0	0	0	1	0	0	0	0	_	1	1	D <sub>4</sub>	Encoder	A <sub>1</sub>
	0	0	1	0	0	0	0	0	1	0	0	D <sub>5</sub> — χ D <sub>6</sub> —	1	A <sub>2</sub>
	0	1	0	0	0	0	0	0	1	0	1	X D <sub>7</sub> —		
	1	0	0	0	0	0	0	-	1	1	0			
Ι.							0	0	1	1	1	explosi	اعدل عليما	,
						(a)						•	200	
	$A_0$								$D_1$ +	$D_3$	$+D_5$	+ Dx"_	(c)	
								$A_1 =$	$D_2$ +	$D_3$	+ 126	+ 127	ب ن اح ۲من ۵۶-۵۶	1 (ca)
							$A_2 = D_4 + D_5 + D_6 + D_6$						امن 05-05	مستخا
Logi	.ogic end Compuler Design Fundamentals, 4e PowerPoint® Stides							e=55	(b			71	سِحْرِيو (X)	D2D6
	merPoint® Sildes 2008 Peetson Education, Inc.												don/ (arc Char	oter 3 49

#### **Decimal-to-BCD Encoder**

- Inputs: 10 bits corresponding to decimal digits 0 through 9, (D<sub>0</sub>, ..., D<sub>0</sub>) | Sim visite in Sice | 16-4 en (oder (0-9) | 19-16 × dom)
  - Outputs: 4 bits with BCD codes (A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>)
- Function: If input bit D<sub>i</sub> is a 1, then the output is the BCD code for i
- The truth table could be formed, but alternatively, the equations for each of the four outputs can be obtained directly

Chapter 3 50

## 4-to-2 Low Priority Encoder



## 4-to-2 Low Priority Encoder

#_of_Minterms/ Rows	<b>D</b> <sub>3</sub>	D	$D_1$	Do	<b>A</b> <sub>1</sub>	A <sub>0</sub>	V	$A_0 = D_1 \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$ $A_0 = \overline{D_0} (D_1 + D_3 \overline{D_2} \overline{D_1})$
1	0	0	0	0	X	χ	0	$A_0 = \overline{D_0}(D_1 + D_3\overline{D_2})$ $A_0 = D_1\overline{D_0} + D_3\overline{D_2}\overline{D_0}$
8	Х	Х	X	1				Mesto
4	Х	Х	1	0			ري	$A_1 = D_2 \overline{D_1} \overline{D_0} + D_3 \overline{D_2} \overline{D_1} \overline{D_0}$
2	Х	1	0	0			_	$A_1 = \overline{D_1} \overline{D_0} (D_2 + D_3 \overline{D_2})$
1	1	0	0	0				$A_1 = \overline{D_1}  \overline{D_0} (D_2 + D_3)$ $A_1 = D_2  \overline{D_1}  \overline{D_0} + D_3  \overline{D_1}  \overline{D_0}$
		(a)		and the same				
								$V = D_3 + D_2 + D_1 + D_0$
								Т (б)

4-to-2

Scanned by CamScanner

# 4-to-2 High Priority Encoder

#_of_Minterms/ Rows	<b>D</b> <sub>3</sub>	$D_2$	$D_1$	$D_0$	$A_1$	$A_0$	v	$A_0 = D_3 + \overline{D_3} \ \overline{D_2} D_1$
1	0	0	0	0	X	V		$A_0 = D_3 + \overline{D_2}D_1$
1	0	0	0	1	0	X 0	0	$A_1 = D_3 + \overline{D_3}D_2$
2	0	0	1	X	0	1	1	$A_1 = D_3 + D_3 D_2$ $A_1 = D_3 + D_2$
4	0	1	X	X	1	0	1	W D . D . D . D
8	1	X	X	Х	1	1	1	$V = D_3 + D_2 + D_1 + D_0$ (b)
ن مثلاً ۱۵ ملط ۱ کا د ۵ م م ۵ کا درمیر		(a) _	שוני	$D_0 \stackrel{\lambda}{=}$	. 1	4-to		الكت (b) <u>الكتان</u> (b)  High  — Ao  — الكتان (b)  High
evo D2 V3 PJ & 1				$D_1$ $D_2$ $D_3$	0	Hig Prio Ence	rity	A <sub>1</sub>
	·U	مصو	ومن	بطلع		(	c)	
gic and Computer Design Fundamentals worPoint® Sides	. 40							Chapter 3

## 5-input Priority Encoder

© 2008 Peerson Education, Inc

Priority encoder with 5 inputs (D<sub>4</sub>, D<sub>3</sub>, D<sub>2</sub>, D<sub>1</sub>, D<sub>0</sub>) - highest priority to most significant 1 present - Code outputs A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub> and V where V indicates at least one 1 present

lous	t one i present		1	nputs	Outputs					
1 40	No. of Min- terms/Row	$D_4$	$D_3$	D <sub>2</sub>	D <sub>1</sub>	$\mathbf{D_0}$	$\mathbf{A}_{2}$	A <sub>1</sub>	$A_0$	V
A A A A A A A A A A A A A A A A A A A	1	0	0	0	0	0			-	-
1 F 12	1	0	0	0	0	1		-	-	$\vdash$
1	2	0	0	0	1	X		-	+	+
		0	0	1	X	X		+-	+	+
	9	0	1	X	X	X	1	-	+-	+
, जाई। ६	16	1	X	X	X	X	<u></u>	ble e		


X's in input part of table represent 0 or 1; thus table entries correspond product terms instead of minterms. The column on the left shows that all it is product terms in the table

## Selecting

inpub as 2. 1 Loutput essie Tils


- Selecting of data or information is a critical function in digital systems and computers
- Circuits that perform selecting have:
  - A set of information inputs from which the selection is made


  - A set of control lines for making the selection
- Logic circuits that perform selecting are called



## Multiplexers (MUX) (Data Selectors)

- A multiplexer selects information from an input line and directs the information to an output line
- A typical multiplexer has <u>n control inputs</u>  $(S_{n-1}, ..., S_0)$ called selection inputs,  $2^n$  information inputs  $(I_{2^{n-1}}, ...$  $I_0$ ), and one output Y
- A multiplexer can be designed to have m information inputs with  $m < 2^n$  as well as n selection inputs
- Multiplexers allow sharing of resources and reduce the cost by reducing the number of wires







## 4-to-1-Line MUX


- Since  $4 = 2^2$ , n = 2
- There are two selection variables (S<sub>1</sub>S<sub>0</sub>) and they have four values:
  - $S_1S_0 = 00$  selects input  $I_0$
  - $S_1S_0 = 01$  selects input  $I_1$
  - $S_1S_0 = 10$  selects input  $I_2$
  - $S_1S_0 = 11$  selects input  $I_3$

THE	yuau	JII;				
$Y = \bar{S}$	$\overline{S_1}  \overline{S_0} I_0$	$+\overline{S_1}$	$S_0I_1$	$+ S_1 \overline{S_0}$	I <sub>2</sub> +	$S_1S_0I_3$





Lagic and Computer Design Fundamentals, 4s Proceedings Status D 2008 Pearson Education, Inc. S150 my io with for 1 Pix Chapter 3



#### 2-to-1-Line MUX Cont.

- Note the regions of the multiplexer circuit shown:
  - √1-to-2-line Decoder
  - · 2 Enabling circuits
  - 2-input OR gate
- In general, for an 2<sup>n</sup>-to-1-line multiplexer:
  - n-to-2<sup>n</sup>-line decoder
     2<sup>n</sup> 2-input AND gate clecody
     One 2<sup>n</sup>-input OR gate h-2<sup>n</sup>

    AND

    The presentation to the contraction of the contract

66

### Homework

- Implement 8-to-1-Line MUX and 64-to-1 MUX:
  - · How many select lines are needed?
  - Decoder size? 61-064
  - How many 2-input AND gates are needed? 64
  - What is the size of the OR gate?

	1 6 4to I
	select line 6
select line	6-64 decode
	6 z-inpub and
	LORGY INPub
1 DR & input	Chapter 3 67
	Select line -3  3-8 decoder  8 2-input and  1 DR & input

## Multiplexer Width Expansion

Select "vectors of bits" instead of "bits"

Example: 4-to-1-line quad multiplexer

Welgurlate bits 4-to-1 [0-3]4-4 Y [y3 y24, y6] Quad MUX لكناوزية من ونه المعردة Ich abits an abits 131 U-1 multiplexpe

2 009 ], لإبداما كان عاط واحد (مسر) ، هوية كالل nation SI So Selection. 4 بین بادی علی جرون ما بھین

تم وزنه دانا که اد اکر نعنی

[عدد و مفل ثاب طابنغیر]

Principal serve serve solis sols input cup Le U


Chapter 3 68


# Multiplexer Width Expansion

- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer

Quad

Dual





bit wide 2" to 1 Mux


n to 2" line elecoder => Logic and Companies person Fundamental 2" 2 in put and gabe = 1272" jis


Chapter 3


## Multiplexer Width Expansion


m 2 ninpub or gabe > wi


- Select "vectors of bits" instead of "bits"
- Example: 4-to-1-line quad multiplexer











#### Homework

- Build an 8-to-1 MUX using:
- Two 4-to-1 MUX and one 2-to-1 MUX
  - One 4-to-1 MUX and multiple 2-to-1 MUXes
  - Only 2-to-1 MUXes (How many MUXes are need?)

Chapter 3 75

## Combinational Logic Implementation

- Multiplexer Approach 1

- Implement m functions of n variables with: m function newalles
  - Sum-of-minterms expressions

  - An m-wide 2<sup>n</sup>-to-1-line multiplexer
- Om-bit 2n+o 1 max @m-bib 2 ro 1 max + Inveter

Design:

- Find the truth table for the functions
- In the order they appear in the truth table:
  - Apply the <u>function input variables</u> to the multiplexer <u>select</u> inputs  $S_{n-1}, \ldots, S_{\underline{\theta}}$
  - Label the outputs of the multiplexer with the output variables
- · Value-fix the information inputs to the multiplexer using the values from the truth table (for don't cares, apply either 0 or 1)

Chapter 3 76

## Example1

- Implement the following function using a single MUX based on Appendix (0.5.7)
- based on Approach 1:  $F(x, y, z) = \sum_{m} (0, 5, 7)$ Solution:
  - Single function  $\rightarrow \underline{m} = 1$

  - 3 variables  $\rightarrow$  n = 3  $\rightarrow$  8-to-1 MUX Fill the truth table of F

- atti ta	DIE OI F	100	10.7
Io =	FJ		
	1->10	76	
T2 3 4 5 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	0 -> 0	اکت	
2	0 ->	- 1	
7		o-1 →	Y-F
77	$0 \rightarrow M$	UX   '	<b>J</b>
76	1-		
7	1 - 12	>	452
77	1 52	51 S & A	
	T	11	151515
	r	νΖ	
14 14	$ \begin{array}{c} 1 \\ 1 \\ 1 \end{array} $	S <sub>1</sub> S <sub>0</sub>	رنع مرح ا مرح ا مرح ا

1 bit 8101 MMX 2 401

0

0

Chapter 3 77

## Example2: Gray to Binary Code

- Design a circuit to convert a 3-bit Gray code to a binary code
- The formulation gives the truth table on the right

ا کرول هون حاهی مو معلون Binvary J Gray in Jool in 3 bit we one Just on

Gray Code ABC		Binary Code XYZ		
000	1	000		
001	1	001		
011		010		
010		011		
110		100		
111		101		
101	110			
100	111			

Chapter 3

- Rearrange the table so that the input combinations are in counting order
- It is obvious from this table that X = A. However, Y and Z are more complex
- Two functions (Y and Z)  $\rightarrow$  m = 2
- 3 variables (A, B, and C)  $\rightarrow$  n = 3
- Functions Y and Z can be implemented using a <u>dual</u> 8-to-1-line multiplexer by:
  - connecting A, B, and C to the multiplexer select inputs

 placing Y and Z on the two multiplexer outputs

· connecting their respective truth table sall values to the inputs

Gray Code ABC	Binary Code XYZ
000	000
001	001
	011
010	010
011	111
100	110
101	100
110	101
111	


عزارتبع عvario

width 36#

Logic and Computer Design Fundamentals, 4e PowerFoint® Sides © 2008 Pearson Education, Inc.

Chapter 3 79

## Gray to Binary Code Cont.



#### Combinational Logic Implementation - Multiplexer Approach 2

- Implement any m functions of n variables by using:
  - An m-wide 2<sup>(n-1)</sup>-to-1-line multiplexer

m function nour les

· A single inverter if needed


moit 2-10-1 Max 1 minverter

- Design:
  - · Find the truth table for the functions
  - · Based on the values of the most significant (n-1) variables, separate the truth table rows into pairs
  - · For each pair and output, define a rudimentary function of the least significant variable  $(0, 1, X, \overline{X})$
  - · Connect the most significant (n-1) variables to the select lines of the MUX, value-fix the information inputs to the multiplexer with the corresponding rudimentary functions
  - Use the inverter to generate the rudimentary function  $\overline{X}$

Logic and Computer Design Fu PowerPoint® Sides © 2008 Pearson Education, Inc

Chapter 3


### Example1



$$F(A, B, C, D) = \sum_{m} (1, 3, 4, 10, 13, 14, 15)$$

Function Solution: Varible

- Single function  $\rightarrow m = 1$
- 4 variables  $\rightarrow$  n = 4  $\rightarrow$  8-to-1 MUX
- Fill the truth table of  $F \frac{2^{4-1}+6}{2^3+6}$



			_		
Α	В	С	D	F	
[0	0	0	0	0	г. Б
0	0	0	1	1	F = D
0	0	1	0	0	г р
0	00	زر	1	1	F = D
[0	l	0	0	1	
0	1	0	1	0	$F = \overline{D}$
0	1	1	0	0	
LQ.	l	زر	1	0	F=0
(T	0	0	0	0	
11	0	0	1	0	F=0
[1	0	i i	0	1	
1	. 0	Jj	1	0	$F = \widetilde{D}$
1	l	0	0	0	
1	. 1	0	1	1	F = D
1	1	1	0	1	
1	11	1	1	1	F = 1


Chapter 3

Example2: Gray to Binary

Gray Code	Binary Code XYZ	Rudimentary Functions of C for Y	Rudimentary Functions of C for Z	
000	000	Y = 0	Z = C	
001	001	1.		
010	011	y = 1	$Z = \overline{C}$	
011	010			
100	1/1/1 ·	Y=1	$Z = \overline{C}$	
110	100	X .	7 6	
111	1/01	Y = 0	Z = C	

Gray to Binary Code Cont.

Assign the variables and functions to the multiplexer inputs:



Note that Approach2 reduces the cost by almost half compared to Approach1


Chapter 3 83

## Demultiplexer (DMUX)

Opposite of multiplexer

Podsobs. I tel OKS


- Receives one input and directs it to one from 2" outputs based on n-solvet! based on n-select lines
- Example: 1-to-2 DMUX



1
,

í	$Q_1$	Qo
0	0	0
1	0	1
0	0	(0)
Į	1	0
	1	1 0


■  $DMUX \equiv Decoder$  with Enable





### 1-to-4 DMUX

12 de oursig vais

- $Q_0 = \overline{S_1} \ \overline{S_0} I$
- $Q_1 = \overline{S_1} S_0 I$
- $Q_2 = S_1 \overline{S_0} I$








## Functional Block: Hall-Adder

A 2-input, 1-bit width binary adder that performs the following computations: 0



A half adder adds two bits to produce a two-bit sum

The sum is expressed as a
sum bit (S) and a curry bit (C)


The half adder can be specified as a truth table for S and  $C \Rightarrow$ 

X	Y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Sildes © 2008 Pearson Education, Inc.

Chapter 4

### Logic Simplification and Implementation:




The K-Map for S, C is:

بئون من بيكون	$S = X \cdot \overline{Y} + \overline{X} \cdot Y = X \oplus Y$
CHIV	$C = X \cdot Y$

δ,		Υ
	0	1,
Х	12	3

The most common half adder implementation is:



- Iterative combinational circuits
- Binary adders
  - · Half and full adders
  - · Ripple carry adders
- Binary subtraction
- Binary adder-subtractors
  - Signed binary numbers
  - Signed binary addition and subtraction
  - Overflow
- Binary multiplication → 2
- Other arithmetic functions
  - Design by contraction

Enfued 6 WEVI Cle men cent Binory number

Chapter 4

ogic and Computer Design Fundamentals, 4e owerPoint<sup>©</sup> Sildes 2006 Pearson Education, Inc.

**Iterative Combinational Circuits** 

- Arithmetic functions
  - Operate on binary vectors
  - Use the same sub-function in each bit position
- Can design functional block for the sub-function and repeat to obtain functional block for overall function
- Cell: sub-function block


block

1 Iterative

Iterative array: array of interconnected cells

ogic and Computer Design Fundamentals, 4e overPoint<sup>®</sup> Stides 12006 Pearson Education, Inc.

Chapter 4 4



#### **Functional Blocks: Addition**

27.


- Binary addition used frequently
- Addition Development:
- ell (Half-Adder (HA): a 2-input bit-wise addition functional block
- Cell Full-Adder (FA): a 3-input bit-wise addition functional block
  - Ripple Carry Adder: an iterative array to perform vector binary addition

Cell zen

## Functional Block: Half-Adder



A 2-input, 1-bit width binary adder that performs the following computations: 1 1



	X
+	Y
C	S

$$\begin{array}{c} 0 \\ +0 \\ \hline 00 \\ \end{array}$$

- A half adder adds two bits to produce a two-bit sum
- The sum is expressed as a sum bit (S) and a curry bit (C)
- The half adder can be specified as a truth table for S and C  $\Rightarrow$

X	Y	C	S
0	0	0	0
0	1	0	
1	0	0	1
1	1	1	0
1	1	1	0

01


Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Sildes


Chapter 4 7


#### Logic Simplification and Implementation:




■ The K-Map for S, C is:








The most common half adder implementation is:





## Functional Block: Full-Adder



- A full adder is similar to a half adder, but includes a carry-in bit from lower stages. Like the half-adder, it computes a sum bit (S) and a carry bit (C)
  - For a carry-in (Z) of 0, it is the same as the half-adder:

$\mathbf{Z}$	0	0	0	0
X	0	0	1	1
+ <b>Y</b>	+ 0	+1	+0	+1

عين الدعوا و ال Binvad من الدعوا و ال الم

 $01 \quad \underbrace{01}_{1 \rightarrow 0} \quad \underbrace{10}_{2 \rightarrow 10}$ 

- For a carry- in (Z) of 1:


$\mathbf{Z}$	1	1	1	1
X	0	0	1	1
+ <b>Y</b>	+0	+1	+0	<u>+1</u>
CS		10	10	11
				3-11


ogic and Computer Design Fundamentals, 4e rerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 4 9

### Logic Optimization: Full-Adder

- Full-Adder Truth Table:
- Full-Adder K-Map:






	<u>X</u>	Y	Z	C	S
	0	0	0	0	0
	0 0	0	1	0	1
	0 0	1	0	0	1
	0	1	1)	1	0
	1	0	0	0	1
(	1)	0	1	1	0
1	1	1	0	1	0
(	1	1)	1	1	1

 $S = \overline{X}\overline{Y}Z + \overline{X}Y\overline{Z} + X\overline{Y}\overline{Z} + XYZ$  C = XZ + XY + YZ

- The S function is the three-bit XOR function (Odd Function):
  - (S=X+Y+Z) odd Function
- The Carry bit C is 1 if both X and Y are 1 (the sum is 2), or if the sum is 1 and a carry-in (Z) occurs. Thus C can be re-written as:
  - · C = XY + (XAY)Z = is is in a ign Fundamentals, 40 Carry Vine ple Vice (1)+(2) 3



### **Binary Adders**

vector 20.1 5%

■ To add multiple operands, we "bundle" logical signals together into vectors and use functional blocks that operate

on the vectors

Example: 4-bit ripple carry adder adds input vectors A(3:0) and B(3:0) to get a sum vector S(3:0)


 Note: carry-out of cell i becomes carry-in of cell i + 1

Description	Subscript 3 2 1 0	Name
Carry In	0110	$C_{i}$
Augend	1011	A,
Addend	0011	Bi
Sum	11104	Si
Carry out ->	0011	C <sub>i+1</sub>

Chapter 4 12

## 4-bit Ripple-Carry Binary Adder

A four-bit Ripple Carry Adder made from four 1-bit Full Adders:




Homework

Sosa

When we subtract one bit from difference bit (D) and borrow bit (B)	another, two bits are produced:
os circe bit (D) and borrow bit (D)	b - 0
Use 2 b X 00	$\frac{1}{0}$ $\frac{1}{2}$ $\frac{1}{2}$
Cirp (ip : a) = V = 0	$-1  \frac{-0}{}  \frac{-1}{}$
حلا عادی $X$ $0_0$ جند کی کادی $X$ $0_0$ جند کی کادی $X$ $X$ $X$ $Y$	
• Algorithm: عيني	Omman on Myn
<ul> <li>Subtract the subtrahend (N) from the</li> </ul>	e minuend (M)
· If no end borrow occurs, then M	≥ N and the result is a non-negative
number and correct	
<ul> <li>If an end borrow occurs, then N &gt;</li> </ul>	M and the difference $(M - N + 2^n)$ is
subtracted from 2 <sup>n</sup> , and a minus sign	is appended to the result
	$\Rightarrow (m-n+2^n)  \Theta(n-m)$ $= \lim_{n \to \infty} (m-n+2^n)  \Theta(n-m)$
gic and Computer Design Fundamentals, 4e werPoint® Stides 2008 Pearson Education, Inc.	0 - 1 + 2 -1 + 2 = (1) Chapter 4 15
Unsigned Subtraction	1 - 2 7

#### • Examples:




- The subtraction,  $2^n D$ , is taking the 2's complement of D
- To do both unsigned addition and unsigned subtraction requires:
  - Addition and Subtraction are performed in parallel and Subtract/Addchooses between them
- Quite complex!
- Goal: Shared simpler logic for both addition and subtraction
- Introduce complements as an approach

as an approac

Logic and Computer Design Fundamentals, 4e

PowerPoint<sup>©</sup> Slides

© 2008 Pearson Education, Inc.



Complements

- For a number system with radix (r), there are two complements:
  - Diminished Radix Complement
    - Famously known as (r-1)'s complement
    - Examples:

mplement) island plement plement plement

• 9's complement for radix 2
• 9's complement for radix 10

For a number (N) with n-digits, the diminished radix complement is defined as:

(r''-1)-N

- Radix Complement
  - Famously known as r's complement for radix r
  - Examples:
    - · 2's complement in binary
    - · 10's complement in decimal
  - For a number (N) with n-digits, r's complement is defined as:
    - r'' N, when  $N \neq 0$

## 13 n + (r-1) com = (r-1) (r-1)



- Diminished Radix Complement
- If N is a number of n-digits with radix (r), then
  - N + (r-1)'s complement of N = (r-1)(r-1)(r-1) ... (r-1)
  - The (r-1)'s complement can be computed by subtracting each digit from (r-1)
- Example: Find 1's complement of (1011)2
- · 1=2, n=4(rn-1 n) (V alle · Answer is (2'-1)-(1011)2=(0100)2 (11111)2-(1d1)2=(0100)2
- Notice that  $(1011)_2 + (0100)_2 = (1111)_2$  which is (2-1)(2-1)(2-1)(2-1)  $(2) 3 1 + (1010)_2 + (0100)_2 = (1111)_2$  which is (2-1)(2-1)(2-1)(2-1) (2-1)(2-1)(2-1)(2-1) (2-1)(2-1)(2-1)(2-1)Adjoits
  - Example: Find 9's complement of (45)10
    - r = 10, n = 2
    - Answer is  $(10^2 1) (45)_{10} = (54)_{10}$
    - Notice that  $(45)_{10} + (54)_{10} = (99)_{10}$  which is  $(10-1)(10-1)_1$
  - Example: Find 7's complement of (671)<sub>8</sub>
    - r = 8, n = 3
    - Answer is  $(8^3 1) (671)_z = (106)_z$
    - Notice that  $(671)_{\xi} + (106)_{\xi} = (777)_{\xi}$  which is (8-1)(8-1)(8-1)

Chapter 4 19

## **Binary 1's Complement**

• For r = 2,  $N = 01110011_2$ , n = 8 (8 digits):

$$(r^n - 1) = 256 - 1 = 255_{10}$$
 or  $11111111_2$ 

The 1's complement of 01110011<sub>2</sub> is then:

11111111

Just digit Wibb Kie rak 1 18 mg proposit

Since the  $2^n-1$  factor consists of all 1's and since 1-0=1 and 1-1=0, the one's complement is obtained by complementing each individual bit

#### Radix Complement r's complement

10 -> 103com 2 -> 2's com

For number N with n-digit and radix (r):

- Example: Find 10's complement of (92)<sub>10</sub>
  - r = 10, n = 2, n n
  - Answer is  $10^{12} (92)_{10} = (8)_{10}$
  - Notice that 9's complement of (92)<sub>10</sub> is (7)<sub>10</sub> 10's complement = 9's complement + 1

Example: Find 16's complement of (3AE7)

- Answer is  $(16^4)_{1.5}$  (3AE7)<sub>16</sub> =  $(10000)_{16}$   $(3AE7)_{16}$  =  $(C519)_{16}$
- 15's complement =  $(C518)_{16}$   $\rightarrow$  16's complement =  $(C518)_{16}$  + 1 =  $(C519)_{16}$

155000 => 155+1=165 |0x 55 506

Chapter 4 21

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2006 Pearson Education, Inc.

### **Binary 2's Complement**

- For r = 2,  $N = 01110011_2$ , n = 8 (8 digits), we have:
  - $(\mathbf{r}^n) = 256_{10} \text{ or } 100000000_2$
- The 2's complement of 01110011 is then:

- Note the result is the 1's complement plus 1, a fact that can be used in designing hardware
- Remember the 2's complement of (000..00), is (000..00),

Complement of a complement restores the number to its original Chas I's value:

The Complement of complement  $N = 2^n - (2^n - N) = N$ 

Logic and Computer Design Fundamentals, 4 O 2008 Pearson Education, Inc.

Alternate 2's Complement Method Given: an *n*-bit binary number, beginning at the least significant bit

- significant bit and proceeding upward:
  - Copy all least significant 0's
  - · Copy the first 1
  - Complement all bits thereafter
- 2's Complement Example:

10010100

Copy underlined bits:

100

and complement bits to the left:

01101100


10010100 reinse - 9 110 10 10 109 Chapter 4 23

## **Subtraction with 2's Complement**

- For n-digit, unsigned numbers M and N, find M N in base 2:
  - · Add the 2's complement of the subtrahend N to the minuend M: 28. - 210 Usol

$$M - N \longrightarrow M + (2^n - N) = M - N + 2^n$$

- If M ≥ N, the sum produces end carry 2<sup>n</sup> which is discarded: If  $M \ge N$ , the sum produces and from above, M - N remains  $(Covvy(1) \rightarrow bovvou (6))$  and from above, M - N (colors)
- If M < N, the sum does not produce end carry, and from above, is equal to  $2^n - (N - M)$  which is the 2's complement of (N-M) (arig(e) - horrow())
- To obtain the result (N M), take the 2's complement of the sum and place a "-" to its left



■ Find  $01010100_2 - 01000011_2$ 

nd 
$$01010100_2 - 01000011_2$$

$$01010100 \qquad 101010100 \qquad 901$$

$$- 01000011 2's comp + 10111101 \qquad 2's score 00010001$$

$$00010001 \qquad 00010001$$

■ The carry of 1 indicates that no correction of the result is required

Chapter 4 25

## Unsigned 2's Complement Subtraction Example:

(M < N) (awy (o) is borrow (1)

■ Find  $01000011_2 - 01010100_2$ 

■ The carry of 0 indicates that a correction of the result is required

Result = -(00010001)

#### Signed Integer Representations

Signed-Magnitude: here the (n - 1) digits are interpreted as a positive magnitude

•  $Max = +(2^{n-1}-1)$ 

6 111111 3 JAN CIESIGNE

(+) (27-1)

• Two representation for zero (i.e. ± 0) => 700 N in fact Signed-Complement: here the digits are interpreted as the rest of the complement of the number. There are two possibilities here:

Signed 1's Complement: Uses 1's Complement Arithmetic

1's oar iso

 $Max = +(2^{n-1}-1)$  $Min = -(2^{n-1}-1)$ 

Two representation for zero (i.e. ± 0)

Signed 2's Complement: Uses 2's Complement Arithmetic

•  $Max = +(2^{n-1}-1)$ 

•  $Min = -2^{n-1}$ 

Single representation for zero

بسورعلی اول 1 و میز لو و معیکی الباری

ogic and Computer Design Fundamentals, 4e

PowerPoint® Stides 2008 Pearson Education, Inc. Chapter 4 29

### Signed Integer Representation Example

		17 áu /2	(2) 200 5	حاليتة (ق
r = 2, n =	3 Number	Signed-Magnitude	1's Complement	2's Complement
		we 011 →1300	(4) ·e(011 (3)	(+) <del>(</del> 0)1->(-)
محول کی	+2	(+) -010 2	(+) 4(0)10 (2)	010
Big bitosti	+1	(+) a (001 1	(+) 4001 (3)	001
	+0)	(+) (000 (o)	(+) -000 (0) -	000
0 (1)	) 7 (-0)	(-) (100 0	(-)=(Dil 100m	
(x) 7,0 G	) -1	(1) (1) 1	(-) +O10 100 0	(+) <del>€()</del> 11 → 25
(+) 70 (-)	-2	(-) (NO 2	101	110
ا عوبي	-3	(-) (V11 3	100	101
MSB DIE 251	-4			100
igh 50 160		^	4	

Represent the number 9 using 8-bits

| Represent the number 9 using 8-bits | Sign-Magnitude = 10001001 | Sign-Magnitude = 10001001 | Sign-Magnitude = 1110110 | Sign-M Sign-Magnitude = 10001001

© 2008 Pearson Education, Inc.

Chapter 4

## 2 8 Complement Signed Numbers

- Signed 2's complement is the most common representation for signed numbers
  - Focus of the course
- For any n-bit 2's complement signed number  $(b_{n-1}b_{n-2}b_{n-3})$ ...  $b_2b_1b_0$ ), the decimal value is given by

$$Value = (-2\frac{n-1}{2} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$$
 $Value = (-2\frac{n-1}{2} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$ 
 $Value = (-2\frac{n-1}{2} \times b_{n-1}) + \sum_{i=0}^{n-2} 2^i \times b_i$ 

Example: What is value of the 2's complement number

$$Value = -2^5 \times 1 + 7 = -25$$

(1) عَرِينَ الْمِ الْمِرْمَةِ الْمِينَةِ الْمِرْمَةِ الْمُرْمَةِ الْمِرْمَةِ الْمِرْمَةِ الْمِرْمَةِ الْمِرْمَةِ الْمِرْمُ الْمُرْمِيَّةُ الْمُرْمِيْةُ الْمُرْمِينَ الْمُرْمِيَّةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمِرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْمُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْمِيْمِ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْةُ الْمُرْمِيْمِ الْمُرْمِيْةُ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِيْمِ الْمُرْمِيْمِ الْمُرْمِيْمِيْمِ الْمُرْمِيْمِ لِلْمُعْمِيْمِ الْمُرْمِيْمِ الْمِيْمِ لِلْمُعِلَّالِمِيْمِ الْمُرْمِيْمِ الْمُعْمِيْمِ الْمُرْمِيْمِ الْمُعْمِي مِلْمُعْمِيْمِ الْمُعْمِ الْمُعْمِي مِلْمِيْمِ ال

Chapter 4 31

## Signed-2's Complement Arithmetic


#### Addition:

- Add the numbers including the sign bits
- Discard the carry out of the sign bits

عامی تعنیر الحلیہ کا حمی

#### **Subtraction:**

- Form the complement of the number you are subtracting
- Follow the same rules for addition
- $A B = A + (-B) = A + (\overline{B} + 1)$



Signed 2's Complement Subtraction



#### Overflow Detection

- In computers, the number of bits is fixed bits n+1 2. Let 01361
- Overflow occurs if (n+1) bits are required to contain the result from an n-bit addition or subtraction
- Unsigned number overflow is detected from the end carry-out when adding two unsigned numbers

· Overflow is impossible for unsigned subtraction

1000 (8) 1100 (12)10100 (4) Mumil Helip land Stall Dits John Conry Sign Pland Some Conry Sign Contry Sign Control Sign C

Carry-out = 1 → Overflow Signed number overflow can occur for:


· Addition of two operands with the same sign

Subtraction of operands with different signs


Chapter 4 36

# Signed-number Overflow Detection


• Signed number cases with carries  $C_n$  and  $C_{n-1}$  shown for correct result signs:



Signed number cases with carries shown for erroneous result signs



Simplest way to implement signed overflow is:  $V = C_n \oplus C_{n-1}$ 



Chapter 4 37

A-B, A+B

## Signed-number Overflow Examples

8-bit signed number range between: -128 to +127

$$(+70) 01000110 + + (+80) 01010000 10010110 (-106) V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$(+70) 01000110$$

$$- + (-80) 01010000$$

$$10010110 (-106)$$

$$V = C_7 \oplus C_8 = 1 \oplus 0 = 1$$

$$\begin{array}{ccc} (-70) & 10111010 \\ - & + \\ (+80) & \underline{10110000} \\ & 101101010 & (+106) \\ V = C_7 \oplus C_8 = 0 \oplus 1 = 1 \end{array}$$

Logic and Computed Desk(1) Fundamentalism Promother Stores G-2000 February Educators Inc. Overview Great Sequential => state restes

- Part 1 Storage Elements and Analysis
  - · Introduction to sequential circuits
  - Types of sequential circuits
  - · Storage elements
    - Latches
    - Flip-flops
  - Sequential circuit analysis
    - State tables
    - State diagrams
    - Equivalent states
    - Moore and Mealy Models
- Part 2 Sequential Circuit Design

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.

Chapter 5 - Part 1

شواكالة اى كان

## Introduction to Sequential Circuits

A Sequential circuit contains:

Storage elements:


Latches or Flip-Flops

Combinational Logic:

Implements a multiple-output switching function


Inputs are signals from the outside

- Outputs are signals to the outside
- Other inputs, <u>State</u> or <u>Present State</u>, are signals from storage elements
- The remaining outputs, Next State are inputs to storage elements



sequentiale. circuite cies مرح علی ایک مستولیس مانیة com biru 500 tiond input. logical 1 gates , full storage element latches Flope (present state) state

#### Introduction to Sequential Circuits



Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2006 Pearson Education, Inc.

Chapter 5 - Part 1 5

#### Types of Sequential Circuits > dircuite Next state ) and dail.

Depends on the <u>times</u> at which:

the design significantly

- · storage elements observe their inputs, and
- storage elements change their state

Synchronous على الرفان في الم على على Synchronous

from knowledge of its signals at discrete Behavior defined At discrete time system or suppolate instances of time

Storage elements observe inputs and can change state only in relation to a timing signal (clock pulses from a clock)

Simple to design but slow Asynchronous


\* Clockson Signal Jeptari \* LJSC \_\_\_\_\_ Storge element Apolateday were ties +

Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change

Complex to design but fast

Logic and Computer Design PowerPoint® Stides

Chapter 5 - Part 1 6





- Depends on the times at which:
  - storage elements observe their inputs, and
  - storage elements change their state

Synchronous عريف الموكان محيدة على المحال ا

Behavior defined from knowledge of its signals at discrete At discrete time system da suppodute instances of time

Storage elements observe inputs and can change state only in

relation to a timing signal (clock pulses from a clock)

Simple to design but slow ا مسكلها انها بطيئه

Asynchronous

\* Clockson Signal Agravi 4 4 455 JULT Storge element Apolateday was cies 4

Behavior defined from knowledge of inputs at any instant of time and the order in continuous time in which inputs change

Complex to design but fast


nd Computer Design Fundamenta oint® Stides Pearson Education, Inc.

Chapter 5 - Part 1

Combination logic As a function تيعرباعلى ي 761 1658 ليسمى النظام الذي يعير = f (input, state) Les Stute de ros output joise Toso Jo g (input, state) (3) g (state) function

اذا بدى اكس

# Storage Elements -



- Any storage element can maintain a binary state indefinitely (as long as the power is on) until directed by the input signals to switch
- Storage elements: Latches and Flip-flops (FFs)

  Asynchronous

  Synchronous

  Latches

  Asynchronous

  Asynchronous

  Latches

· Number of inputs \* input are

· Manner in which the inputs affect the binary state

Latch:

Asynchronous

طراقة الى تنعير فيها out put

FFS wille 277

Stinchonous - 150, & cival · Although difficult to design, we discuss latches first because they are the building blocks for flip-flops

© 2008 Pearson Education, Inc.

Chapter 5 - Part 1 7

Basic (NOR) SR Latch 2 NoR - Pow Cin.

cross coupling

Cross-coupling two NOR gates

Q Q Comment 0 0 Q ō Hold, no change 1 0 Set 0 0 1 Reset 0 Not allowed

R (reset) S (set)


mercial >4

Time sequence behavior:


Time

S = 1, R = 1 is forbidden as input pattern

U	U	•	•	Stored state unknown
<i>&gt;</i> 0 €	1	1	0	"Set" Q to 1
0	0	1	0	Now Q "remembers" 1
1	0	Q.	1	"Reset" Q to 0
<b>0</b>	0	0	ľ	Now Q "remembers" 0
1	. 1	0	0	Both go low Not allowed
0	0	?	?	Unstable!
	0 0 0 1 0 1 0	0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 0 0 1 1 0 Q 0 0 0 1 1 0 0 0 ?	0     0     1     1     0       0     0     1     0     1     0       1     0     0     1     0     1       ≥ 0     0     0     1     1     0     0       1     1     0     0     2     ?



1 NOR Q > 1 inverter, Q 3 RS O MORO > O inverter (1) 21516 Reset 9 RS 1 NOR Q => 1 invetore, 0 1 NORD > 1 invutor o سی هزه اکاه Not allowed 4c1 > mes los Q Q RS => Reset لعندي منكو يعنلي Q Q



Scanned by CamScanner

#### Timing Waveform of NOR SR Latch S Ö R 0

reset

Logic and Computer Design Fundementals, 4s PowerPoint® Bildes © 2008 Pearson Education, Inc.

Chapter 5 - Part 1 9


#### Basic (NAND) \$\overline{SR}\$ Latch active low latch

No change

- Cross-coupling two NAND gates
- · Active low inputs

$\overline{R}$	3	Q	$\overline{\mathbf{Q}}$	Comment	
0	0	1	1	Not allowed	
0	1	0	1	Reset	
1	0	1	0	Set	
1	1	Q	$ar{Q}$	Hold, no change	

- Time sequence behavior:
- $\overline{S}=0, \overline{R}=0 \text{ is}$ forbidden as




not allowed

Time	$\overline{R}$	$\overline{S}$	Q		Comment
	1	1	?	?	Stored state unknown
	1	0	1		"Set" Q to 1
	1	1	1	0	Now Q "remembers" 1
	0	1	0	1	"Reset" Q to 0
	1	1	0	1	Now Q "remembers" 0
	0	0	1	1	Both go high
•	1	1	?	?	Unstable

Logic and Computer Design Fundamentals, 4e PowerPoint® Bildes © 2008 Pearson Education, Inc.

Chapter 5 - Part 1



ınst Nand @ = @ invelor @ 5 R Nand Q = Q involve Q SR QQ 1100 Hold No change 3 R Not allowed الفرق سين YOR NANd Ldtch NANd NOR unstable 00 Not allowed Hold No change Notallowed

# Negative 20 131 positive pake and sto reco


The operation of the basic NOR and basic NAND latches can be modified by a providing a control input (C) that determines when the state of the latch can be changed

Adding two AND gates to basic SR latch OR

Adding two NAND gates to SR basic latch

C	R	s	Q	Q	Comment
0	×	×	Q	Q	Hold, no change
ı	0	0	Q	Q	Hold, no change
1	0	1	1	0	Set
1	1	0	0	1	Reset
1	1	1	Not allowed		

حبادة جهادت لادهن حمادت لادهن و درزاین لادستون حدج لادستون حدج لادستون حدح



Has a time sequence behavior similar to the basic S-R latch except that the S and R inputs are only observed when the line C is high

■ C means "control" or "clock" NoR NANO


Logic and Computer Design Fundamentals, 4e

PowerFoint® Saldes
© 2008 Pearson Education, Inc.

R > Q R > Q Chapter 5 - Part 1 11

#### Clocked SR Latch (continued)


■ The Clocked SR Latch can be described by a table:



■ The table describes what happens after the clock [at time (t+1)] based on:


- · current inputs (S,R) and
- current state Q(t)

Q(t)	$\mathbf{S}$	R	Q(t+1)	Comment
0	0	0	0	No change
0	0	1	0	Clear Q (Reset)
0	1	0	1	Set Q
0	1	1	???	Indeterminate µ
1	0	0	1	No change
1	0	1	0	Clear Q
1	1	0	1	Set Q
1	1	1	???	Indeterminate
		-[5	- 9	



ic and Computer Design Fundamentals, 4e

PowerPoint® Sades




C RS QQ  $\Rightarrow$  Hold  $\Leftarrow$ 1 00 QQ  $\Rightarrow$  Hold


1 01 10  $\Rightarrow$  set

1 10 01  $\Rightarrow$  Reset


1 11  $\Rightarrow$  Not aullowed




# Variations of Clocked SR and D Latches




 $C = 0 \rightarrow Hold$ C=1 → Change



+ve pulse-triggered D



-ve pulse-triggered SR Jule Cil latch C = 0 → Change Dwble  $C=1 \rightarrow Hold$ 



-ye pulse-triggered D latch

Chapter 5 - Part 1

# Flip-Flops denert

- Master-slave flip-flop

  Edge-triggered flip-flop
  - - Standard symbols for storage elements
    - Direct inputs to flip-flops

Logic and Computer Design Fundamentals, 4s PowerPoint® Slides

Chapter 5 - Part 1

Master-Slave

Scanned by CamScanner

Standard gymbols

Louing edgelic


Ve edge

Hold

Master Slave


Put part


put



عاانع ٥٥٥ داع معتمل Slave عب الرحة Rs Qā Master F PPH (C) Q 20

C=0 Slave Master Master slave MOLOH








- Q changes to the value on D applied at the positive clock edge
- Our choice as the <u>standard flip-flop</u> for most sequential circuits

Logic and Computer Design Fundamentals, 4e PowerPoint® Slides © 2008 Pearson Education, Inc.


Chapter 5 - Part 1 23









Scanned by CamScanner



- Q changes to the value on D applied at the (positive clock edge)
- Our choice as the <u>standard flip-flop</u> for most sequential circuits





Master slave SR FF (catching) 1's si O'S cumu ils Catching O's of I's com ive edge

#### **Direct Inputs**

حةبدرها16 Clock J!


- At power up or at reset, all or part of a sequential circuit usually is عربوط بادري initialized to a known state before it begins operation
- This initialization is often done outside of the clocked behavior of the circuit, i.e., asynchronously
- Direct R and/or S inputs that control the state of the latches within the flip-flops are used for this initialization
- For the example flip-flop shown
  - 0 applied to R resets the flip-flop to the 0 state
  - 0 applied to S sets the flip-flop to the 1 state

Logic and Computer Design Fundamentals, 4e PowerPoint<sup>®</sup> Slides © 2006 Pearson Education, Inc.

Chapter 5 - Part 1

#### Direct inputs


D flip-flop with active-low direct inputs :



Active high direct inputs:

	<u>S</u>	R	С	D	IQ	Q'	
-D S Q-	0	1	Х	X	0	1 Reset	1
	1	0	X	X	1	0 set	
-> G Qb-	0	0	+.ve	0	0	1	
	0	0	1	1	1	0	

Scanned by CamScanner




#### 5-4 Sequential Circuit Analysis

Consider the following circuit:

input

- ➤What does it do?
- ➤ How do the <u>outputs</u> change when an input arrives?




gat o F F & ismo (Sequential circuit) & vision is a come


29


## Sequential Circuit Model

- General Model
  - Current or Present State at time (t) is stored in an array of flip-flops.
  - Next State is a Boolean function of State and Inputs.
  - Outputs at time (t) are a Boolean function of State (t) and (if Mealy model) Inputs (t).




Scanned by CamScanner






#### Previous Example (from Fig. 5-15)



### Steps for Analyzing a Sequential Circuit

- 1. Find the input equations  $(D_A, D_B)$  to the flip-flops (next state equations) and the output equation.
- Derive the State Table (describes the behavior of a sequential circuit).
- Draw the State Diagram (graphical description of the behavior of the sequential circuit).
- 4. Simulation



Steps for Analyzing a Sequential Circuit

- 1. Find the input equations  $(D_A, D_B)$  to equations the flip-flops (next state equations) and the output equation.
- Derive the State Table (describes the behavior of a sequential circuit).
- Draw the State Diagram (graphical description of the behavior of the sequential circuit).
- 4. Simulation

#### Step 1: Input and output equations


Boolean equations for the inputs to the flip flops:

$$(D_A = AX + BX)$$

$$D_B = \overline{A}X$$

Output Y

- Also can be written as
  - A(t+1) = D<sub>A</sub> = A(t) X + B(t) X
  - B(t+1) = D<sub>B</sub> =  $\overline{A}(t) X$
  - Y = X(A(t) + B(t))



33

#### Step 2: State Table

The state table: shows what the next state and the output will be as a function of the present state and the input:

Inputs of the combinational circuit

Outputs of the table

Present State	Input	Next State	Output
A 2000	) X0-0-00	DAOB	9

ون کلال کا ای طلعنا کع کسب

- The State Table can be considered a truth table defining the combinational circuits:
  - · the inputs are Present State and Input,
  - and the outputs are Next State and Output

# State Table For The Example

- $A(t+1) = A(t) \times + B(t) \times$ For the example:
  - $B(t+1) = A'(t) \times$
  - Y(t) = X' (B(t) + A(t))

Outputs of the table Inputs of the table




m. no. of flip-flops n. no. of inputs

R.

	,	Next State	Output
Present State	Input	Next State	Y
A(t) B(t)	X	A(t+1) B(t+1)	0
0 0	0	0 0	0
0 0	11	0 0	1
0 1	0	1 1	. 0
0 1	1	0 0	1
1 0	0	1 0	0
1 0	1	0 0	1.
1 1	0	1 0	0
1 1	1		

15 of

### Alternate State Table




- The previous (1-dimensional table) can become quite lengthy with 2m+n rows (m=no. of flip-flops; n=no. of inputs)
- Alternatively, a 2-dimensional table has the present state in the left column and inputs across the top row
  - A(t+1) = A(t) X + B(t) X
  - B(t+1) = A'(t) X
  - Y = X' (B(t) + A(t))

1		
1	~	_
1	11	()
	1 1	
4		1
	D	1


Present	Next S	State	Output	
State	X = 0	X = 1	X=0	X=1
A(t) B(t)	A(t+1) B(t+1)	A(t+1) B(t+1)	Υ	Y
0 0	0 0	0 1	0	0
0 1	0 0	1 1	1	0
1 0	0 0	1 0	1	0
1 1	0 0	1 0	1	0

36

The sequential circuit function can be represented in graphical form as a <u>state</u> <u>diagram</u> with the following components:



- A <u>directed arc</u> from the <u>Present State</u> to the <u>Next</u> <u>State</u> for each <u>state transition</u>
- A label on each <u>directed arc</u> with the <u>Input</u> values which causes the <u>state transition</u>, and



State

In/out/

State

- In each <u>circle</u> with the <u>output</u> value produced, or
- On each <u>directed arc</u> with the <u>output</u> value produced.


ge are por Le

37


### State Diagram Convention

#### Moore Machine:


to next state




Example:




Moore type output depends only on state





on state and input






00,01 A





### 5-5 Sequential Circuit Design



Component Forms of Specification

→ Written description

Mathematical description



- Hardware description language
- Tabular description
- Equation description
- Diagram describing operation (not just structure)

state is is

57


# Formulation: Finding a State State Diagram event of going a state Diagram event of going a state Tuntousing funtarians

- In specifying a circuit, we use <u>states</u> to remember meaningful properties of past input sequences that are essential to predicting future output values.
- As an example, a <u>sequence recognizer</u> is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurrence.
- Next, the state diagram, will be converted to a state table from which the circuit will be designed.

sequence ->

58

### Sequence Detector Example: 1101



59

### Step2: Finding A State Diagram

- Define states for the sequence to be recognized:
  - assuming it starts with first symbol X=1.
  - continues through the right sequence to be recognized, and
  - uses output 1 to mean the full sequence has occurred,
  - with output 0 otherwise.

Starting in the initial state (named "S<sub>0</sub>"):

Add a state that the first "1."

in

X

Ó

output اعرف للبدين output Reset-


State "S<sub>0</sub>" is the initial state, and state "S<sub>1</sub>" is the state which represents the fact that the "first" one in the input subsequence has occurred. The first "1" occurred while being in state So during the clock edge. State wall's &

(Dusi in so be tite dood in

60

# Finding a State Diagram(cont.)


Assume that the 2<sup>nd</sup> 1 arrives of the sequence 1101: needs to be remembered: add a state
 S<sub>2</sub>




- Next, a "0" arrives: part of the sequence 1101
   that needs to be remembered; add state S<sub>3</sub>
- The next input is "1" which is part of the right sequence 1101; now output Z=1

61

# Completing The State Diagram



- Where does the final arrow go to:
  - The final 1 of the sequence 1101 can be the beginning of another sequence; thus the arrow should go to state S<sub>1</sub>



overlab gome is the

(6°4)


partstat in put State DA DB 0 0 01 State LSUPSX بابناری کود نمِزها سند عیرِها 2 + bit see sencoding (counting order) So = 60 51=01 52310 535 11 00 500 Go bes o state cre 200. Que

tio

S

### Assignment

- Right now States have names such as S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub> and
- In actuality these state need to be represented by the outputs of the flip-flops



- We need to assign each state to a certain output combination AB of the flip-flops:
  - e.g. State S<sub>0</sub>=00, S<sub>1</sub>=01, S<sub>2</sub>=10, S<sub>3</sub>=11
  - Other combinations are possible: S<sub>0</sub>=00, S<sub>1</sub>=10, S<sub>2</sub>=11,  $S_3 = 01$

65

#### Popular State Assignments

State. Cus Elis 1 Counting order assignment:

• 00, 01, 10, 11

2. Gray code assignment: وَرَا لِي الله عَامَاً عَالَى الله عَامَاً عَالَى الله عَامَاً عَالَى الله عَامَاً عَالْمَا عَالَمُ عَامَاً عَالَى الله عَامَاً عَالَمُ عَامَاً عَالَمُ عَامَاً عَالَمُ عَامَاً عَالَمُ عَامَاً عَامَاً عَامَاً عَالَمُ عَلَيْهِ عَلَيْهِ

00, 01, 11, 10


3. One-hot state assignment


zero ¿Wlo

00010 0010, 0100, 1000

Does state assignment make a difference in cost?

ابري






# 5-6 Other Flip-Flop Types

# J-K and T flip-flops


- Behavior
- Implementation
- Basic descriptors for understanding and using different flip-flop types
  - Characteristic tables
    - Defines the next state as a function of the
  - Characteristic equations
  - Excitation tables



#### we nlure -mant

### J-K Flip-flop

- Behavior of JK flip-flop:
  - Same as S-R flip-flop with J analogous to S and K analogous to R
  - Except that J = K = 1 is allowed, and
  - For J = K = 1, the flip-flop changes to the opposite state (toggle)
  - Behavior described by the characteristic table (function table):




Hold

J	K	Q(t+1)
0	0	Q(t) no change
0	1	0 reset
1	0	1 set
1	1	Q(t) toggle

77

### Design of an edge-triggered J-K Flip-Flop



### T Flip-Flop


- Behavior described by its characteristic table:
  - Has a single input T
    - For T = 0, no change to state
    - For T = 1, changes to opposite state
- Same as a J-K flipflop with J = K = T

T	L Q(t+1)
0	Q(t) no change
1	$\overline{Q}(t)$ complement

Characteristic equation:

$$Q(t+1)=T'Q(t) + TQ'(t)$$

$$= T \oplus Q(t)$$



PION

### T Flip-Flop Excitation Table

Q(t+1)	T	Operation
O(t)	0	No change Hold
$\overline{\overline{Q}}(t)$	1	Complement foggle

For design For analysis

Characteristic equation - defines the next state of the flip-flop as a Boolean function of the flip-flop inputs and the current state.

Excitation table - defines the flip-flop input

variable values as function of the current state and next state. In other words, the table tells us what input is needed to cause a transition from the current state to a specific next state.

### D Flip-Flop Descriptors

Characteristic Table

Characteristic Equation

$$Q(t+1) = D$$

Excitation Table

Q(t+1)	D	Operation
0	0	Reset Set

_	$\alpha$		
	Chara	cterist	ic Table

SR	Q(t+1)	Operation
0 0	Q(d)	No change
0 0	0	Reset
<b>O</b> 0	1	Set
1 1	?	<u>Undefined</u>

Characteristic Equation

$$Q(t+1) = S + \overline{R} Q, S \cdot R = 0$$

Excitation Table
Q(t) Q(t+1) S R Operation

0 0 0 X No change


0 1 0 Set

1 1 X 0 No change


85

### Flip-flop Behavior Example

Use the characteristic tables to find the output waveforms for the flip-flops shown:



86



# Exercise: Find State Diagram

