


DIGITAL ELECTRONICS

DR. HANI JAMLEH


BY: ANOUD AL-HALLAQ



POWERUNIT-JU.COM



C
B
E




waffer of silicon.

بنی علیہ از بی جی


M Lithography

القلم علی الحجر !!



nano-Lithography

SiO₂ → (مادہ عازلہ) / عازلہ




* Collector → الجزء الكبير

* Emitter → اصدار

* P+ → isolation عازلہ



* S → Substrait used for isolation.




Shorting Schottky

عازلہ تا به خد فی ال Saturation



chapter 1

- ① VLSI
 - ② FPGA → تصميم صواب ال gates
 - ③ ASIC
- سؤال في الامتحان هو الفرق بينهم !!


BJT:-




FET:-




* CMOS → rail to rail output



gain = ∞



* Ideal $C_i = 0$



$$I_{OH} = I_{iH} + I_{iH} + I_{iH}$$

تجمع تيارات

H \equiv high

L \equiv low

1.2 Ideal Logic Elements Ideal Input and Output Gate Impedances

- Thus, a smaller output resistance will provide a larger charging current for the load capacitance and a faster switching time, suggesting an ideal zero output resistance.





Figure 1.4 (c)
JUEE - Digital Electronics - Dr. Hani Jamleh

18

th infinite
load gates
verter.



1.3 Inverter Voltage Transfer Characteristic

- The voltage transfer characteristic (VTC) for logic inverters have been standardized.
- Figure 1.5 displays the linearized form of an idealized voltage transfer characteristic.
- Indicated on the output (vertical) axis are the voltages:
 - V_{OH} corresponds to the output high and
 - V_{OL} corresponds to the output low




Figure 1.5
JUEE - Digital Electronics - Dr. Hani Jamleh

20

output
driving gate
and input load
gate

Transition
width [3]



switching

v_in

19

2017-09-28

Logic Swing
 $V_{OH} - V_{OL}$



2

$V_{OL} = 2$ $V_{OH} = 4$
 $V_{IL} = 1$
 $V_{IH} = 3$




$V_{IH} - V_{IL} \rightarrow$ Transition width.

If $V_{IN} < V_{IL}$
 then $V_O = V_{OH}$

else if $V_{IN} > V_{IH}$
 then $V_O = V_{OL}$

else
 Undefined




4


* LO2:-




from datasheet:-



$I_{OH} \rightarrow$ -ve mean sink.




" I_{IN} " Load gate



AND gate 10 gate

BJT \rightarrow TTL \rightarrow used in educational.




OW time \Rightarrow وقت الارتفاع
 High \downarrow Low \nearrow

rise time $>$ fall time.


* propagation delay \rightarrow

بينه output و input
 بينه output و input




PD ↓ → Time delay ↓

LO3:
Diodes:-



forward



$i_n P_n$



* MNS






Piecewise linear Approx.




$10^{-12} A * 10^{-6} = 10^{-6} = 1 \mu A$

*




$$V_{bi} = \frac{kT}{q} \ln \left(\frac{N_A \cdot N_D}{n_i^2} \right)$$

$$I = I_s \left(e^{\frac{V_D}{V_T}} - 1 \right)$$




$$C = \frac{\epsilon A}{w}$$

$$\phi_0 = V_{bi} = \frac{KT}{q} \ln\left(\frac{N_A \cdot N_D}{n_i^2}\right)$$



* Diode AND Gate :-

$V_{IN A}$	$V_{IN B}$	AND
0	0	0
0	1	0
1	0	0
1	1	1







$$V_{out} = V_D + V_{IN}$$

slope = 1

* Diode OR Gate :-


$$V_{out} = V_{IN} - V_{D(ON)}$$







3 KVL ~~scribbles~~

$V_O = V_{IN}$ 2 diode \rightarrow \hat{V}_{in}



$$I = \frac{V_{CC} - V_D - (-V_{EE})}{R_H + R_L}$$



waffer of silicon.


بنی علیہ او آئی بی

M Lithography

النقش علی الحجر !!

nano - Lithography

$SiO_2 \rightarrow$ (طبقات) زجاج




* Collector \rightarrow الخرز الكبير

* Emitter \rightarrow الصرارة

* P+ \rightarrow isolation ~~طبقات~~ وظيفتها



* S \rightarrow Substrait used for isolation.





ما عرّيتا \rightarrow Reversed bias


~~Short~~ Schottky

ع لآء ما يحد في Saturation





* Back to Back diode.



2 forward → saturation
2 Reverse → cutoff

$\beta = 100$

* Bipolar


(MOSFET) unipolar


* In DC ⇒ diode →

* In AC ⇒ diode →

* $I_C \leq \beta I_B$ in saturation.


* $\sigma = 1$ in forward mode.





* $I_c(sat) \downarrow$
~~transistor~~ \sim V_{CE}
 ckt \rightarrow V_{CE}


$I_c(sat) \stackrel{!}{=} 0 \Rightarrow$
 $\rightarrow R_c = \infty$




<u>F.W</u>	SAT
$I_B = \frac{V_{CC} - V_{BE(sat)}}{R_B}$	$I_c = \frac{V_{CC} - V_{CE(SAT)}}{R_c}$
$I_c = \beta I_B$	$\sigma = \frac{I_c}{\beta I_B}$
	$= \frac{V_{CC} - V_{CE(SAT)}}{V_{CC} - V_{BE(SAT)}} \cdot \frac{R_B}{\beta R_c}$

* Common collector \rightarrow saturation \rightarrow V_{CE} \rightarrow V_{CE}


$V_{BE(F.A)} = 0.7V$
 $V_{BE(SAT)} = 0.8$
 $V_{CE(SAT)} = 0.2$




Forward




SAT



- * Input low \rightarrow output high \rightarrow $Q_0(FA) \rightarrow$ cut off.
- output low \rightarrow $Q_0(FA) \rightarrow$ Saturation.



* $I_B = \frac{I_C(sat)}{\beta}$ \rightarrow β \times $I_C(sat)$ \rightarrow forward I_C edge of saturation



$V_{PI} \sim$ $V_{CE(sat)}$
 $(NM = 1.2)$

Digital:



27/2 TUE

$I_c = \beta I_B$ only in FA
 $I_c = \sigma \beta I_B$ in FA and SAT


$I_c = \frac{V_{CC} - V_{CE}^{SAT}}{R_c}$ $\sigma = 1$

$V_{IN} = I_B R_B + V_{BE}$

$V_{BE(ON)} = V_I - I_B R_B$




بسی افیع کی سنجی دیوڈ فی سنجی دیوڈ فی سنجی دیوڈ
 ↳ solution (R comp)





$V_o = 4.3$ if Q_1 ON, Q_2 OFF.
 add diode $V_o = 3.6V$.

$$I_{cmax} = \frac{V_{cc} - V_{ce(SAT)}}{R_c}$$




NAND Gate :-




If $V_{ce(SAT)} = 0.17V$
 $V_{IL} = 0.7$
 How many input can ?!

$$\frac{0.7}{0.17} \approx 4$$

RTL's





$\frac{RB}{N} \Rightarrow N \equiv \text{Number of } RB$
 $\equiv \text{fanout.}$


$V_o = V_{OH} = V_{CC} - I_c R_c$ (Driving)

$= V_{BE(SAT)} + \frac{V_{CC} - V_{CE(SAT)}}{\beta_f * R_c} * \frac{RB}{N}$

$V_{OH} = V_{IH}' \Rightarrow N = \dots$

\Rightarrow Min value of $V_{OH} = V_{input.high}$



Part II :-



$I_{CC(OL)} = \frac{V_{CC} - V_{CE(SAT)}}{R_c}$

$I_{CC(OH)} = \frac{V_{CC} - V_{BE(SAT)}}{R_c + RB/1(\text{gate})}$

$P_{CC(avg)} = \frac{I_{CC(OH)} + I_{CC(OL)}}{2} * V_{CC}$



CKT $\overline{v_{out}}$ \wedge
 لاينو
 $V_{OH} > V_{IH}$
 * edge of saturation \Rightarrow
 $V_{IH} = ?!$
 $I_E = \frac{V_{CC} - V_{CE(SAT)}}{R_E}$
 $I_B = \frac{I_E}{(1+\beta) * \alpha}$

for non-inverter:-

$$V_{IH} = I_B R_B + V_{BE(SAT)} + I_E R_E > V_{OH}.$$

