



Embedded


Summer017




Dr. **R**amzi **S**eifan



By: **A**noud **A**lhallaq



Powerunit-ju.com



Ch. 1 → introduction.

2 → hardware

download program ← 3, 4 } Code.

5 → first. 25%

6

3

10

11

8

9

→ bans (programming

→ second 25%

→ final. 50%

mblab (IDE)


→ process

(simulator)

lab of embeded sys. (E.S).

* Embedded System (E.S) :-

non-computing device that has M.C that control it.




- one or few dedicated function
- real time constraints: means there is dead line after which the action is useless

* To modify / understand any E.S :-

- 1) inputs.
- 2) outputs.
- 3) user interaction
- 4) link to other sys.

* next step :-



- 1) Hardware (HW) → (M.C, peripherals)
- 2) Software (SW) → (Program).
↳ if you have access to the code backup remanufacture it.



* M.C :-

Software driven.

Program : always running.



* في الابدع ما في نظام لانو
في اشي برهولء داعئا.

reliable: almost 100% running correct

can I modify it?!

* slide 8 :-

if $T_d < T_a$ ~~set~~
 "desired" "actual"
 Switch ON Compressor ;
 else
 Switch OFF compressor.


slide 15:-

Main Components of the Computer:-

- 1 CPU \Rightarrow processor, executes code, control.
- 2 memory & storage.
- 3 I/O \Rightarrow to interact with external world.
- 4 Buses \Rightarrow to transfer data btw the components above.

* Memory :-

- 1 prog memory : prog code.
- 2 data memory : value of variable.



4


prog mem:

permanent: it stay in memory even
or power down.

- . سوچو جو کوڈ)) CPU

data mem :- it is lost on power down.
- it is faster and takes less power
in writing.

~~.....~~



* PC \equiv Program Counter \circ

holds the address of next instruction to be executed.

* reset vector: the address from where execution start on power up or reset.


* fetch: graph the instruction from program memory into IR.

* IR: holds the instruction being executed.

PC: is auto increment.


Pipelining :-

While the CPU is executing the current instruction, the CPU will be fetching the next one.



6

22erse



Op Code : identify type of instruction.

Slide 16:

Harvard Arch:


- there are 2 busses for each module
- faster : because pipelining is easier.
- the busses have variable sizes.

VNA:

- only 2 busses (+) less complex.
- fixed busses size.

word size :

is the size that is reserved when store a variable.



data bus \geq word size
(w)

address bus \geq $\lceil \log_2 N \rceil$

Ex

$N = 1000$, data bus = 16.


address bus = $\lceil \log_2 1000 \rceil = 10$

* 9 bit. \Rightarrow address 0 0000 0000 = 0


1 1111 1111 = 511

10 bit \Rightarrow 0 - 1023.

Ex:



$w = 14$
 $N = 2000$



$w = 8$
 $N = 1000$

8

	data mem.		prog mem.	
	data bus	address bus	data bus	address bus
Harvard Arch	> 8 bit	$> \lceil \log_2 1000 \rceil$ = 10	> 14	$> \lceil \log_2 \lceil \log_2 1000 \rceil \rceil$ > 11
VNA	max {14, 8} 14	max {10, 11} 11	14	11

* PIC uses Harvard :-

Instruction set: It is a description for each instruction you can use to write a program.

→ written by a manufacturer.

$C = A + B$

If you did not stick to the IS \Rightarrow syntax error detected by the compiler

$C = A + B.$

logical error \Rightarrow not detected by the compiler.

* CISC :


→ there are too many types of instruction and addressing modes.

→ many of the inst. are complex (div, multiplication, SQRT).

→ multiple version of the same operation.

* RISC :

- only few simple instruction and addressing modes.
- all instruction are simple.
- longer program.
- faster execution due to pipelining
- longer ~~execution~~ completion time.
- PIC is RISC.




* addressing mode : is the way of naming the operand in the inst.

Reset : start execution from reset vector (00)



Interrupt: Specific hardware action that interrupt execution of the main code and start executing the interrupt code.



* سو code انت بتلوی و ربر ای ای ای HW سو بنده ربر بن جمع .

* M.C are divided into families:-

member with in the same family have similar code and have same inst. set. and inst. format.

when move a code from M.C to another :-

a- within the same family & minimal change.

12

b- btween different families & may be totally different code.

DIP:


more pins \Rightarrow more function
size \uparrow

more inter-pins spacing \rightarrow size and easier connection

8 bit computer: the word of data, memory is 8 bit.

\rightarrow all variables are 8 bit with value 0-255

\rightarrow data bus on the data memory is 8 bit.




8 bit M.C are divided into 3 families

- 1) baseline.
 - 2) Mid-range.
 - 3) high performance.
- } data sheet.

family no. 151 no. 6 also serial services x

slide 27



F ≡ Flash memory.


C ≡ CMOS

L ≡ low power.

A ≡ advance technology.

Stack: memory (volatile) .

↳ automatically written and read
FILO.



PC

stack ← PC
push

PC ← address of sub 1

PC ← address
الآتي إلى
بسي التنفيذ.


PC ← stack.
pop

* تخزين في (PC ← stack.)
اعرف دين ارجع


* Call تخزين في Stack

* return تخزين في Stack

Ex:



Sub jobs Call to 1 level 2 level stack since no x




return 11 جیل

nested call

reset vector: the address from where execution start on reset.

interrupt: the address from where execution start on interrupt

address



on reset

PC ← 00 reset vect.

on interrupt.

PC ← 04 interrupt vect.

16

*Slide 28:

accumulator (W-Reg) :-

It holds the result of last inst.

*Slide 30:

If the inst. needs 2 variables (+, -, AND) then one of them comes from the W-Reg and the second :-

a- literal (directly from the inst.)

b- data memory: and its address

comes 2

① from the inst. itself (direct address).

② from file select Register. (FSR) (indirect address).

the result will be store either in the W-Reg or in data memory.

MCLR : active low

↳ reset when = 0

①7

26/7/
Wed

16F84A

↳ mid range family.


* Types of memory in PIC 16F84A:-

① 1K prog. memory \Rightarrow Code (inst.)
 \rightarrow permanent.

② 68 bytes data memory \rightarrow data.
(variable) \rightarrow volatile.

③ 64 bytes EEPROM \rightarrow data,
permanent, eg setting of device.

Peripherals: (I/Os)




18

2020 erse

18 pins :
 → 8 PORT B
 → 5 PORT A
 → 2 V_{DD}, V_{SS}
 → 2 OSC
 → 1 \overline{MCIR}

Ex Connect all required pins such that RA1 is connected to SW and RA2 is connected to LED.

Sol:



* RBO → function no 251 \overline{MCIR} , 102

Ex If the second operand is in the data memory and its address is in the instruction itself, how many bits will be the address that. 19

comes from instruction ?!

Sol:

7 bits address, however the address bus of the data memory is 8 bits \Rightarrow the 8th bit comes from status Reg.

* If I want to add 2 data memory location.

1 \rightarrow move one ~~from~~ of them to the W-Reg (working)

2 \rightarrow add the second one to it.

* status reg: hold information about last executed inst. (C? Z? N?)

Slide 10:

Configuration word:-


14 bit word usually stored in the program memory it holds configuration information about the program.

20_{year}erse

once it is written, it can't be modified except by re-downloading the prog again.

* It contains :-


① OSC ((external)) type that will be connected on OSC1 and OSC2.



② WDTE: if = 1 WDT is enabled
if = 0 WDT is off.

WDT: if reset the M.C on crash.

③ PWRTE if = 0 \Rightarrow ON power up the M.C \rightarrow stays in reset mode for a while, then it start working..



④ CP: Code protection if = 0 the code is protected.


Slide 11:-

* Data memory is divided into 2 ways:-

II vertically:

→ special function registers:
they have additional function in addition of being data memory location. mainly to deal with I/Os, Status, FSR.

→ general purpose register:-
to hold variable value. I/Os.
memory mapped I/O.



SFR & I/Os to jobs *

data SFR: contain the control data or the data you want to output.

Control SFR: setting of the I/Os.

② **Horizontally:-**

is divided into 2 banks:-

b0 : 00 → 4F → 80 location. }
b1 : 80 → CF → 80 location. } 160 words.



$$\lceil \log_2 160 \rceil = 8 \text{ bit address.}$$

* to address any word inside a specific bank we need $\lceil \log_2 80 \rceil = 7 \text{ bits.}$


23

To address any word in the data memory. 8-

1 bit 1 select the bank if not selected

7 bit 2 access the address inside the bank.

1 + 7 = 8 bit



7 bit..


if 2 bank \Rightarrow I saved one bit from the address.

4 bank \rightarrow 2 bit for bank selection.


Ex write a pseudo code to read the addresses:

H'81', H'91', H'32', H'5A'
H'A3' ?



bank) 0, 1, 2, 3 ← binary 1 8) 1 1 55 *




24



BS





BS



select b1
 read H'01'
 read H'11'

select b0
 read H'32'
 read H'5A'

select b1
 read H'23'



* Addressing mode:-

1) literal:

value is in the instruction

2) direct address:

value is in data memory, address in the inst.

3) indirect address:-

value is in data memory address in the FSR.

* Bank selection is dependent on addressing mode \Leftarrow

1) literal: no bank selection.

2) direct address:

\rightarrow 4 banks: status (6) and status (5) RPI RPO
 \rightarrow 2 banks: status (5) (RPO)




3) indirect address:

\rightarrow 4 banks: status (7) and FSR (7)
 \rightarrow 2 banks: ~~status~~: FSR (7)

H'85' = 1000 0101

Read H'85'

Compiler



Ex


read addresses 0X51 at
0X81 ~~read~~ direct addressing.

0X51
01 01 0001
b0

0X81
1000 0001
b1

b0 ← clear RP0
read address H '51'

b1 ← set RP0
read address H '01'



read EEPROM :-

- ① store the address to read in EEADD register.
- ② switch into bank (b1).
- ③ set RD bit in EECON1 (start reading), start copying the byte at address stored in EEADD
EEPROM int EE DATA.
- ④ read the data from EE DATA Reg.

* to read the next byte repeat all the steps.

RD bit : set by SW cleared by HW
↳ read.

1) value \rightarrow EE DATA

2) address to write \rightarrow EE ADD


(writing to EE ROM is allowed)

3) set ~~WREN~~ WREN in EE CON1

4) write 55H in EE CON2 } to make sure that

5) write AAH in EE CON2 } writing to EEPROM is intentional

6) set WR bit (start writing) in EE CON1




7) When writing is over, EE IR in EE CON1 = 1

BS \equiv Bank switching.

* you should repeat all step except 3.

Timing :-



$$F_{osc} = \frac{1}{T_{osc}}$$

T_{osc} : is not enough to fetch or execute one inst.

$$T_{inst} = X * T_{osc}$$

↳ the time that enough to fetch or execute one inst.

fetch time = execute time = T_{inst} .

* In PIC →

$$T_{inst} = 4 * T_{osc}$$

31

2020 erse

$$\boxed{\text{Ex}} \quad f_{\text{osc}} = 1 \text{ MHz.}$$

sol:

$$T_{\text{osc}} = \frac{1}{1 \text{ MHz}} = 1 \mu\text{s}$$

$$T_{\text{inst}} = 4 * 1 \mu\text{s} \\ = 4 \mu\text{s}.$$

$$\boxed{\text{Ex}} \quad \text{if } f_{\text{osc}} = 4 \text{ MHz.}$$

$$T_{\text{osc}} = \frac{1}{4} = 0.25 \mu\text{s}.$$

$$T_{\text{inst}} = 4 * 0.25 = 1 \mu\text{s}.$$

* each inst requires fetch then execution

$$\text{fetch requires} = 1 \mu\text{s}$$

$$\text{executed " } = 1 \mu\text{s}.$$

* if we have a prog of size 1 inst \Rightarrow to execute the whole prog.

$$1 \text{ inst} \times 2 \mu\text{s} = 20 \mu\text{s} \text{ if No Pipelining}$$


$\boxed{32}$

With pipelining the time goes to half approximately.


* Sometimes the pipelining fails because the already fetched inst, write not be executed. (eg call, goto, return)

In this case the CPU need extra T_{inst} to fetch the new inst.

* all inst need (T_{inst} to be with pipelining) the times goes to half fully executed except the inst. approximately that make pipelining to fail.
(eg, goto, return, call).




on power up, I don't want the M.C to start immediately it is better to stay in reset mode. for a while, then start.



on power up, the M.C will stay in reset mode until the capacitor gets charged which takes time. related to $\tau = R * C$

$R_s \equiv$ is a current limiting resistor to protect the PIC.


Diode:



free wheeling diode will work in forward mode when V_D is disconnected and the discharge will be very fast.

slide 23:

SR latch :-




* Internal reset circuit :-
When reset happens. when
 $S = 1$ (" 3 cases $S = 1$) \Rightarrow

a) $\overline{MCLR} = 0$

b) WDT while not in sleep mode \Rightarrow
WDT will not reset PIC in sleep mode. (WDT and $\overline{sleep} = 1$)

c) $V_{DD} = 1$ (on power up).




after power up, when does the M.C exit from reset mode?!

ans: when $R = 1$

when the following happens concurrently?!

1) $S = 0$




= 72ms ←

2) after 1024 cycle of the internal RC OSC if Enable PWRT = 1
 ↳ from configuration word.

3) ~~then~~ then after additional 1024 cycle of external OSC if enable OST = 1
 $1024 \text{ cycle} = \frac{1024}{F_{osc}}$


is by default enable for OSC types (XT, LP, HS)

37



for longer delays you can use both internal and external.

* $\overline{PWRT} \Rightarrow \text{if } f=0 \Rightarrow$ Stay in reset mode on power up.



نہی مانی ہے
bubble (0)

Chapter 4:

00

start.

pc = 0



← 14 bit →

inst 31

op code

operands.

↳ literal : 8bit
↳ direct address : 7bit.

end.

* assembly is more efficient
execution time and memory usage.

.C → Compiler → machine code → assembly → ~~not efficient.~~

.asm → assembler → machine code

14 bit.

39


* result will be stored either in W-Reg (if $d=0$) or in data memory if ($d=1$).

Instruction Categories 8

1 Byte-oriented file register.

* file register = data memory word.

$f \Rightarrow 7\text{bit}$.
 $d \Rightarrow 1\text{bit}$.



2 Bit oriented file register.

$f \Rightarrow 7\text{bit}$, $b \Rightarrow 3\text{bit}$.

3 literal operations, no access to data memory, $K \Rightarrow 8\text{bit}$, destination is always in the W-Reg

4 Control operations.

call
goto
⋮

the modification will be carried on the bit itself (no desk)

40

call goto. $\begin{pmatrix} K \\ K \end{pmatrix}$ 11 bits if it is an address of instruction.

op f, d
 op f, d
 op K

* ADDWF f, d
 ADD LW K
 SUBWF f, d
 SUB LW K
 INCF f, d
 DECF f, d
 COMF f, d

1 variable

Ex

ADDWF 22, \emptyset

d=0 → w
 d=1 → f

$[w] \leftarrow [22] + [w]$

ADD LW 2

22
 23

22	2
23	3

$[w] \leftarrow 2 + [w]$

4

2020 erse

w ~~4~~ ~~8~~

35 Instruction.

Arithmetic

ADDWF f, d
ADDLW k

SUBWF f, d
SUBLW k

INCF f, d
DEC F f, d
COM F f, d

Ex

- ① ADDLW 20
- ② ADDWF 21, 1
- ③ ADDWF 22, 0
- ④ ADDWF ~~22~~, 1
22

20	1	
21	2	24
22	3	28

① $[w] \leftarrow 20 + [w]$

② $[21] \leftarrow [w] + [21]$

③ $[w] \leftarrow [w] + [22]$

w 2 24 28

$$[F] - [W]$$

$$K - [W]$$

SUBLW 5 $\Rightarrow [W] \leftarrow 5 - [W]$
 * بإضافة القيمة الموجودة بـ [W] وبطرح 5 ~~منها~~ وبخروجها بـ [W]
 SUBWF 22, 1 $\Rightarrow [22] \leftarrow [22] - [W]$

* A - B

A + 2's comp of B

$$5 - 7$$

$$5: 0000 \ 0101 \rightarrow 2's \ comp$$

$$1111 \ 1010 + 1$$

$$= 1111 \ 1011$$

$$7: 0000 \ 0111 \rightarrow 2's \ comp.$$

$$1111 \ 1000 + 1$$

$$= 1111 \ 1001$$

$$5 - 7 =$$

$$5 + 2's \ comp \ of \ 7$$

43

$$\begin{array}{r}
 c=0 \leftarrow \\
 \begin{array}{r}
 0000 \quad 0101 \\
 1111 \quad 1001 \quad + \\
 \hline
 1111 \quad 1111
 \end{array}
 \end{array}$$

7 - 5

$$\begin{array}{r}
 c=1 \leftarrow \\
 \begin{array}{r}
 0000 \quad 0111 \rightarrow 7 \\
 1111 \quad 1011 \rightarrow 2's \text{ comp } 5 \\
 \hline
 0000 \quad 0010
 \end{array}
 \end{array}$$

* C is the complement of the sign

بزرگ و اوله
عق القیه
الخصوصية
ب 21
و بخترضا
ب و

COMF 21, 0
INCF 21, 0
SUB LW 9
SUB WF 21, 1

21	5 2	
22	3	

$$\begin{array}{r}
 5 \equiv \\
 \begin{array}{r}
 0000 \quad 0101 \\
 1111 \quad 1010 \quad \text{Comp}
 \end{array}
 \end{array}$$

F A

w

~~A~~ ~~FA~~ ~~3~~

Tinst

AND WF f, d
AND LW K

IOR WF f, d
IOR LW K

XOR WF f, d
XOR LW K

* for bit masking :-

$$A \cdot 0 = 0$$

$$A \cdot 1 = A$$

$$A + 0 = A$$

$$A + 1 = 1$$

$$A \oplus 0 = A$$

$$A \oplus 1 = \bar{A}$$

Ex

Write an instruction to complement the least sig 4 bits of the W-Reg? ~~W-Reg?~~

45


Sol: XORLW OF

Ex 2: write an instruction to ~~clear~~ ^{set} the least sig 4 bit of the w-Reg?

Sol: IORLW OF.

Ex 3: write an instruction to clear the odd bit of w-Reg?

Sol: ANDLW 55



if $w < 5$

SUBLW 5

check C flag $5 - w$.

if $c = 0 \rightarrow 5 < w$

if $c = 1 \rightarrow 5 > w$

if $w = 5$


~~ADDLW 5~~

XORLW 5

check Z flag

$$\begin{array}{r} 0000\ 0101 \\ (+) 0000\ 0101 \\ \hline 0000\ 0000 \end{array}$$

46



Ex

write code to initialize the address 22 with value 5

~~MOVWF 5, 22~~ \rightarrow $\text{movwf } 22, 5$
 . (initialization)

sol: `MOVLW 5`
`MOVWF 22`

- * to initialize any data memory location
 - ① write the value in W-Reg
 - ② move the W-Reg to the data memory location.

47

* to copy any data memory location into another one.

eig copy address 22 into 25


copy \leftarrow $\begin{cases} \text{MOVF } 22, \phi \\ \text{MOVWF } 25 \end{cases}$

* To check any file reg = ϕ ?!

• MOVF f0, 1
check Z flag

* SWAPE 11, 1

" 4bit و 4bit بتیں "



* Call K \Rightarrow $\left. \begin{array}{l} \text{Stack} \xleftarrow{\text{push}} \text{PC} \\ \text{PC} \xleftarrow{\text{push}} \text{K} \end{array} \right\}$ can use return.

* go to K \Rightarrow PC \leftarrow K
without return.

* Return \Rightarrow PC $\xleftarrow{\text{pop}}$ Stack 48

erse

BTFS C f, b

BTFS S f, b

INCF S Z f, d

DECF S Z f, d

↓
skip.

→ Conditional Instruction.

→ Conditional branch.

↓ Conditional skip
skip of the next inst

Ex write code to do the following

① if [22] = 0
Increment 22

sol: ⇒ MOV F 22, 1
BTFS **C** STATUS, Z
INCF 22, 1

[22] = 0

Z = 1

→

JNZ b
skip.

49

② if [23] < 5
Complement 23.

sol \Rightarrow MOV LW 5
SUBWF 23, 0 \Rightarrow [23] - 5
BTFS [5] STATUS, C [23] > 5
COMF 23, 1
else \hookrightarrow c = 1
[23] < 5
 \hookrightarrow c = 0

for \uparrow int
i = 22, i > 0, i = ...

MOV LW 22

MOVWF 20] \rightarrow Counter.

loop DECFSZ 20, 1

GOTO loop.

* 2 T instruction if skip

* 1 T instruction if not skip.

BCF f, b clears bit # b in address f .

BSF f, b sets bit # b in address f .

Ex1 write instruction to select bank 1


Sol: BSF STATUS, RP0

Ex1 write instruction to clear C-flag in Status Reg.

Sol: BCF STATUS, C
select bank 0
BCF STATUS, RP0

RLF f, d


RRF f, d



2 if $c = 0$.

2 + 1 if $c = 1$.

$c = \cancel{0} 1$ $[21] = \cancel{0000} 0011$
RLF 21, 1



* Integer division by $\frac{7}{2} :-$

[Ex] write code to $\frac{7}{2} = 3$




multiply location 15 by 4.

Sol: BCF STATUS, C
RLF 15, 1
BCF STATUS, C
RLF 15, 1

* ADD WF 03, 1

$[03] \leftarrow [W] \cdot [03]$

1/8/
Tue



* If the op-code is of fixed size $\lceil \log_2 35 \rceil = 6$ bits

Q: Is there a possibility that one instruction to have op-code = 101 and another inst to have op-code = 101011 ?!


sol: impossible → will never be executed.

Ex Convert the following instruction into its binary interpretation
assume the op-code of the instruction $ADDWF = 100111$

sol: $ADDWF$ 32 1

100111	1	0110010
--------	---	---------

* labels

↳  → start at the very beginning of the line.
→ start with letter or under score, but not number.

assemble is case insensitive.
"a" = "A"

→ labels are case sensitive
Once it is defined, it can be used as operand
GO TO label → is the address of first inst comes after it.



Inst 1

Inst 2

GO To Label

11 bit

→ Can be in a stand alone line
→ optional.

* mnemonic → 35 instruction.

* Comment

→ Start with '*j*'
→ Can be in stand alone line
→ non executable.

* operand

Decimal ⇒ D '23', d '23'

default ⇒ Hex ⇒ H '23', h '23', 0X23

Octal ⇒ O '23', o '23'

55

Binary \Rightarrow B '10111011', b '10111011'

ASCII \Rightarrow A 'G', 'G', a 'G'

ADD LW 23

* If the value starts with letter (A - F) then it should be pre coded by either 0X or H to distinguish it from label.

* Assembler directives :

they give some information to the assembler at compilation time; then they are discarded

include it opens a file and you can use anything inside it.

* include < iostream . h >
void main () {
cout << "Hello";
}


2020 erse

56

X ← ORG
 5 ← inst 1
 6 ← inst 2

5 } it tells the assembler that after translate. inst 1 into binary to store the ~~binary~~ binary interpretation into address 5

Ex



* EQU: its defines a const which can be used any where in the code.

STATUS	EQU	03
RP0	EQU	5
RP1	EQU	6
C	EQU	0
IDC	EQU	1
Z	EQU	2

select ← BSF STATUS, RP0
bank
1


```
ADDWF RP1, C
ADDWPC 0, 0
```

#include PIC16F84A.INC

↳ you can use all register and flags by their names.

BSF STATUS, C ← * syntax error
بعض EQU اور include اور syntax error.

58



C block 20

var 1

var 2

var 3

var 4

end C

define multiple constant:

S. t var 1 = 20

var 2 = 21

var 3 = 22

var 4 = 23

var 1 EQU 1

BSF var 1, var 1

↓

7bit
address


↓ bit loc
3bits.

* end: tells the compiler not to compile anything after it.

* while (get line) != "end"

59


Slide 24:



- ① MOVF 31, 0
- ② ADDWF 45, 0
- ③ ADDWF 47, 0
- ④ MOVWF 22

*

BSF STATUS RP0
MOVWF 0x01



Slide 25:

how many instruction ?!

↳ 8 inst.

$$8 \text{ inst} * 14 \frac{\text{bit}}{\text{inst}} = 112 \text{ bit}$$

60

* go to start
 ↳ 11 bit
 ↳ .5 line


* Done goto Done 7 cycle
 Done goto Done.

* Done goto Done → ∞ cycle.

* address for move 9

Slide 26:

swap



① ≡ MOV F 23, 0
 MOVWF 22

② ≡ MOV F 11, 0
 MOVWF 33

③ ≡ MOV F 22, 0
 MOVWF 11

bank switch

10

chapter 5:-

BTFSC f, b

BTFSS f, b'

INCF SZ f, d

DECF SZ f, d

Conditional
Skip

Ex if [22]

$\neq 0$

block 1

else

block 2

sol: code \Rightarrow ① MOVF 22, 1

if [22] = 0 \rightarrow z = 1 BTFSS STATUS, z

GOTO block 1

~~GOTO~~ GOTO block 1

block 1

|||
go to

Next


block 2

|||

Next.


Sol (2)

MOVF 22, 1
BTFSF STATUS, Z
GOTO block1
block 2



GOTO Next

block 1



Next

Ex
H.W

if $[23] < 5$
multiply address 30 by 8
else
complement address 31

Ex 2
H.W

if ~~address~~ $[21]$ is odd
add to it 1
else
add to it 2.

Ex

for (i = 30; i >= 0; i--)

block 1

* Counter في loop يـ "inc"

counter EQU 21

MOVLW D'30'

MOVWF counter

loop

block 1

DECFSZ counter, 1

go to loop

بـ ترتيب به بعد
المتار اذا
كانه ينفذ مرة
وـ مرة

اذا كان 0 يفتـ loop.

Ex

for (i = 15; i < 30; i++)

block 1

sol:

counter EQU 20

MOVLW D'15'

MOVWF counter

loop block 1

INCF counter

MOVLW D'30'

SUBWF counter, 0

BTFSS STATUS, Z

go to loop

54

Ex * write code to multiply the values in address D'20-50' by 2

* multiply by 2 the value in data memory location which has odd address?

slide 8:

Ex

[11] + [22]
if C = 0
[33] ←
else
[44]

Sol: MOV F 11, 0
ADDWF 22, 0
BTFS C STATUS
GOTO block 1
MOVWF [33]

block 1 MOVWF 44

Next

END

65

slide 10:

Ex

count H	count L
3	2

count H و count L کے درمیان 0 پرین ہونے سے پہلے
بے لازم ایک انفرادی count H و count L سے صفر.

* اگر $count L = 0$ ہے تو $FF \leftarrow decrement$

count H	count L
2	5

کم سے زیادہ!؟

5 → 0 5 مران

~~5 → 0~~

5 + 3 * 256

* Subroutines :- code usually start with label and ends with RETURN or retlw K and invoked by call.

```

call sub 15
sub


```

```

2 Tinst { Return
          retlw K }
          MOVLW K
          Return.

```

66



* to pass parameters to the subroutines, we store them in data memory, and the subroutine work on these data memory.

Slide 1.67

handling JZ 0 ~ 15131' the die 1 by 1 multiply CIRW.

~~multiply~~ MOVF 0X31, 1
BTFS STATUS, Z
Return.

Repeat add wf 0X30, 0
decfsz 0X31, 0
goto repeat
return.

67

22erse


[30] = 3

[31] = 0

cell multiply


• 256 ← 3 ← 21

* Delay 58-



Ex suppose $F_{osc} = 4 \text{ MHz}$.

$$\Rightarrow T_{inst} = \frac{1}{4 \text{ MHz}} = 1 \mu\text{s}$$



Loop } 256 مرة
 NOP
 go to loop

loop Nop } 256 * 256
 go to loop
 go to loop

* Nested loop: using subroutine.

loop
 call sub1
 go to loop
 sub 1
 loop 2 NOP
 go to loop 2
 return.

$$\text{Delay} = T_{ins} * \# \text{ of } T_{inst.}$$

$$\frac{4}{F_{osc}} *$$


↳ trace the code
اتبع ال code

69

3/8/
Thur

$$\text{delay} = \frac{4}{F_{osc}} * \underbrace{\# \text{ of cycle}}_{\text{trace the code.}}$$

delay of loop



Slide 20 :-

$$\text{delay} = \frac{4}{F_{osc}} * \# \text{ of cycle.}$$

$$= \frac{4}{800 \text{ KHz}} * [(1+1) + 199 * (1+1+1+2)]$$

nop nop
↓ ↓
decfsz goto

$$+ (1+1+2)$$

nop nop decfsz

$$= 5 \text{ Ms} * [2 + 199 * 5 + 4]$$

$$= 5.005 \text{ ms}$$

70

If this code. subroutine, you should add $2 T_{inst}$ for call and $2 T_{inst}$ for Return \Rightarrow total delay

$$= 5.005 \mu s * 4 + 5 \mu s * 4$$
$$= 5.025 \mu s$$

Ex write a subroutine that gives 5ms delay that $F_{osc} = 1MHz$?!

Sol:- $delay = \frac{4}{F_{osc}} * \# \text{ of cycle.}$

$$5 \times 10^{-3} = \frac{4}{10^6} * \# \text{ of cycle}$$

$\Rightarrow \# \text{ of cycle} = 1250.$

```
sub    MOVLW    X'D'207'  
      MOVWF    Counter
```

```
      nop  
      nop  
      nop
```

```
loop  nop  
      nop  
      nop
```

(71)

nop

decfsz

goto

counter, 1

loop

Return.

$$1250 = 2 + (1+1) + ((X-1) * 6) + 5$$

Annotations:
 - "call" points to the first 2
 - "MOV.LW" points to the (1+1)
 - "MOVWF" points to the ((X-1) * 6)
 - "return." points to the final +5

$$1250 = 2 + 2 + 6X - 6 + 5$$

$$1250 = 5 + 6X$$

$$X = \frac{1245}{6} = 207.5$$

$$5 + 6 * 207 = 1247$$

↳ I need 3 more cycles.

nop. فرضیہ 1250 2050 سے لے کر

Slide 21:

$$f_{osc} = 4 \text{ MHz}$$

$$\Rightarrow T_{inst} = 1 \mu\text{s}$$

$$\text{delay} = T_{inst} * \# \text{ of cycle}$$

$$10 \times 10^{-3} = 1 \times 10^{-6} * \# \text{ of cycle}$$

$$\# \text{ of cycle} = 10,000$$

nested loop: Initialization. +

last internal iteration → all internal except last
all external iteration except first
and last.

last external iteration.

ext

5

int

100

↓
0

} 100

4

0

FF
F5

↓
0

} 256

5

$$\begin{aligned}
 \text{decfsz } 10,000 &= [\overset{\text{call}}{2} + 5 + 249 * (1+2) + \\
 & (2+1+2) + [11 * (255 * (1+2) + (2+1+2))] \\
 & + (255 * (1+2) + (2+2+2))]
 \end{aligned}$$

Annotations:
 - *decfsz* points to 10,000
 - *decfsz* points to 249
 - *goto* points to (1+2)
 - *decfsz* points to 11
 - *goto* points to (2+1+2)
 - *decfsz* points to 255
 - *goto* points to (1+2)
 - *goto* points to (2+2+2)

COUNT H = 13
 (1 → 1, 11 → 11, 1 → 1)
 ((لانو بنزل صه 0 ← 0))

COUNT L = 250 ∅ ∅

* if count L = 0 → صافي داغي اؤه
 First external

Why do we need indirect addressing?

Ex ~~Ex~~ ⇒ write code to clear data memory location with addressing

10 → 4F
64 locations

CLRF F

CLRF 10

INCF 10, 1

CLRF 11

CLRF 12

CLRF 13

CLRF

⋮


CLRF 4F

Solution: use direct addressing.

① write the address in FSR:

② work on INDF (0x00)

75



MOV F INDF, 0

MOVLW 0x87

MOVWF FSR


MOV F INDF, 0

Slide 26:

int [0] = { 0, 1, 4, 9, 16, 25 };

cout << x[2]; ⇒ output = 4


* How to define array in assembly?!



```

sub   ADDWF   PCL, 1
      retlw   D'0'
      retlw   D'1'
      retlw   D'4'
      retlw   D'9'
      retlw   D'16'
      retlw   D'25'

```



```

MOV LW 2
call   sub
MOVLW 5

```

} indexing element # 2 / sub [2]

```

call   sub
sub   ADDWF   PCL, 1 → execution time = 2

```

```

retlw D'0' 4
retlw D'1' 9
retlw D'4' 16
retlw D'9' 25
retlw D'16' 36
retlw D'25' 49

```

PC 20 4 25
2 instruction.

* 2 → 7

Code. 78


78

Sub 2 from w

```
MOV LW 5  
CALL sub  
sub MOVWF Temp  
MOV LW 2  
SUBWFB Temp, Ø  
retlw D'4'  
retlw D'9'  
retlw D'16'  
retlw D'25'  
retlw D'36'  
retlw D'49'
```


chapter 6:-

* INDF is not a physical register.



inst 2

* inst 2 → inst 1 no 1ms delay 21

HW

↳ timer 0

[some setting to give an alert after specific delay ~~the~~ and the CPU keeps executing the code]

inst 1

code on timer 0 to give 1ms delay

inst 2


↳ interrupt

continuous executing

↳ no delay next

80


Interrupt: is a subroutine. Starts at address 04 ends with retfie invoked by HW



higher priority than the main code.

Interrupt → polling (Keep checking)
↳ delay ١١

Interrupt:



Interrupt

→ maskable: can be disabled

↳ In PIC, all interrupt are maskable.

→ non-maskable: - can't be disabled.

PC ← 04

* for interrupt to happen:-

1) $GIE = 1$

2) local enable = 1

↳ there are 4 types of interrupt
• each has its own local enable.

3) local flag = 1

↳ each of the 4 interrupt has its own flag

set by HW

↳ enabled by SW (code)

⇒ by default they are disabled.

82) / disabled


2020 erse

* The flags are set by HW regardless of the enables. However, the interrupt will not happen except if the $GIE = 1$ and local enable = 1.


* The flags will be cleared on reset.

There are 4 types of interrupts

[1] external interrupt




[2] Timer overflow interrupt.



3] Port B interrupt change.


When any of the pins RB4 - RB7 is input and its value gets ~~input~~ and its changed



RBIF = 1 → by HW
 RBIE = 1 } → by SW
 GIE = 1 }

4] EEPROM write complete interrupt:-

WR = 1 → start writing
 EEIF = 1 → by HW
 EEIE = 1 } by SW
 GIE = 1 }



INTCON(8)

EEIF is in EECON1 \uparrow \downarrow
in OPTION_REG(6)

If local flag = 1 while its
corresponding local enable = 1
the PIC will wake up from sleep
mode regardless of GIE value.


85

GIE

4 types of interrupt:-

each has flag and enable

EEIF in
EECON1



OPTION-REG

INTCON

for interrupt to happen:-

- by SW [① GIE = 1
- ② local enable = 1
- ③ local flag = 1] => PC = 4
- ↳ by HW

slide 11 :-

* Clear GIE: to prevent any other interrupt the current one.

Interrupt should end with Retfie

$GIE = \checkmark$: set- done

$E_1 = \checkmark$


$E_2 = \checkmark$

$F_1 = \checkmark$

"Flag = 1" interrupt ho. is "

$GIE = 1$

ISR



$F_2 = 1$

retfie

$GIE = 1$ set for JALC *
flag

flag set \Rightarrow set by HW
cleared by SW

Retfie:- ① $PC \leftarrow \text{POP stack}$

② set GIE ..


How to use interrupts-

- ① start at 04
- ② finish with retfie
- ③ enable GIE

- ④ enable local flay
- ⑤ at the beginning of the code, clear the flag if not cleared at reset (RBIF) port B change interrupt flag.
- ⑥ clear the flag before retfie.
 flages are set by HW
 cleared by SW

slide 13

Ex



Sol:

```

org 0x00
go to start
org 04
go to ISR
BSF INTCON, GIE
BSF INTCON, INTE
BSF STATUS, RP0
BSF OPTION_REG, b
BCF STATUS, RP0
CLR W
  
```

88

```
loop ADDWF 0xA, 0
      go to loop
```

→ if counter = 0

```
ISR MOVWF 0x10
    CLRW
    BCF INTCON, INTF
    BCF INTCON, INTF
    INCF counter, 1
    retfie
end
```

← بعد ان
سوال ما
بنته

* چونکہ رجسٹر سے w کی address و پھر یہ ص، عنہ interrupt
و ص، پھر یہ قوت الی انا کیست انتقال علی فلازم اس
انادین وقتت ← بعد context saving

```
ISR => Save in temp loc.
        over write w
        12
```

```
w ISR MOVWF Temp
```

```
MOVF Temp, 0
retfie
```



```

(12)  ISR      MOVCF  12, 0  status
        MOVWF  Temp
  
```

modifies
Z-flag

```

MOVCF  Temp, 0 } → if status=0
MOVWF  12 * STATUS → Z=1
retfie
  
```

STATUS

```

ISR      SWAPF  STATUS, 0
        MOVWF  Temp
  
```

```

SWAPF  Temp, 0
MOVWF  STATUS
retfie
  
```

Ex write a code to increment the address 0x25

```

sol # ⇒ BSF  INTCON, GIE  by 1 on external
        BSF  "    , INTF  enable interrupt
        BSF  "    , RBIF  Inc by 2 on
        BSF  "    , EEIF  port B change
                               INC by 4 on
                               EEPRD ISR
                               complete interrupt
  
```

90



ISR BTFSC INTCON, INTF

go to external.

BTFSC INTCON, RBIF

go to PORT B change.

BTFSC INTCON, EEIF.

go to EEPROM

external INCF 0x25, 1

BCF INTCON, INTF

retfie.

port B change MOVLW 2

clear the flag


[ADDWF 0x25, 1

BCF INTCON, RBIF

MOV F PORTB, 0

retfie.

EEPROM :



2021 erse

* ~~How~~ When we can use counter as timer ?!

① Know the driven frequency
eg :-

if $F = 1\text{MHz} \Rightarrow$ after $256\ \mu\text{s}$
 $\rightarrow T \cdot F = 1$

cycle $\Rightarrow T = \frac{1}{1\text{MHz}} = 1\ \mu\text{s}$.


② ability to initialize.

eg :

If $F = 1\text{MHz}$ and I want
 $T \cdot F = 1$ after $100\ \mu\text{s} \Rightarrow$
initialize to $256 - 100 = 156$

* To ~~program~~ program
we ~~control~~ control the initial
value and the clock to give
certain delay.

TMR \emptyset (01) \Rightarrow for initial value



frequency divider
 \rightarrow time is longer

If $PSA = \emptyset \Rightarrow$ there is a prescale with value = 2.

$PS_2, PS_1, PS_0 + 1$

ex :- If $PSA = \emptyset$
and $PS_2, PS_1, PS_0 = 100$
 \Rightarrow pre scale = 2^{4+1}
 $2^5 = 32$

clock can be internal with
frequency = $\frac{F_{osc}}{4}$

or external (RAY).

Sol:

$$10 \text{ ms} = \frac{4}{F_{osc}} * \text{prescale} * (256 - IN)$$

$$10 \times 10^{-3} = \frac{4}{4 \times 10^5} * \text{prescale} * (256 - IN)$$

$$\text{Pre} * X = 1000$$

if 2 \Rightarrow $X = 500$ X

صاحبة بوجوب لين
انا بفرض قيم لوحد
منهم

$$\text{prescale} = 4$$

$$X = 250$$

$$IN = 256 - 250$$

$$= 6$$

include

ORG 0x00

go to start

ORG 0x04

go to JSR

start BSF INTCON, GIE

BSF STATUS, TOIE

MOVLW 6

MOVWF TMR0

95

ERSE


```

10ms | BSF STATUS, RP0
      | MOVLW B'XX0X0001'
      | MOVWF OPTION, REG.
      | BSF STATUS, RP0

```

```

ISR   go to loop
      COMF: 0X21, 1

```

```

      MOVLW 0           ; timer = 0
      MOVWF TMR0

```

```

      BSF INTCON, T0IF
      retfie
      end.

```

sol → * modify the code such that every 10ms the address 21 is complement?
 بدي ايلي جزء كل 10ms Complement

* modify the code to complement 0X21 every 1/2 second.?!
 تعديل 2

$$\rightarrow \text{max delay} = \frac{4}{4 \times 10^5} * 256 * 256$$

$$= 0.65 \text{ seconds}$$

Counter μs delay max $\approx \mu\text{s}$ delay $\approx 15 \mu\text{s}$

$$\text{delay} = \text{counter} * \frac{4}{F_{osc}} * \text{prc} * (256 - \text{IN})$$

$255 = \text{counter} * 10 \text{ms}$

counter = 200

* after goto ISR & code is done

```
MOV LW D'200'
MOV WF Counter
```

⋮

```
ISR    MOVLW 6
        MOVWF TMR0
        BCF INTCON, TOIF
        DECFSZ counter, 1
        go to comp Next or retfie
```


```
goto Next
comp  MOVLW D'200'
        MOVWF counter
        COMPF 0x21
```

```
Next  retfie
        end
```

Slide 24:

* Watchdog timer :-

you can't initialize it, however you can clear it by using CLRWDI instruction





$$T = \frac{18 \text{ ms}}{256}$$

$$\text{prescale} = 2$$

eg: If option reg = B'00001100', after how long the M.C reset.


$$\begin{aligned} \text{sol: delay} &= 256 * \text{prescale} * \frac{18 \text{ ms}}{256} \\ &= 16 * 18 \text{ ms} \end{aligned}$$

98



$$\begin{aligned} \text{max delay of WDT} &= 128 * 18\text{ms} \\ &= 2.3 \text{ seconds} \end{aligned}$$

Sleep \Rightarrow enters the M.C in sleep mode to save power.



WDT keeps counting even in sleep mode because it uses its own RC OSC.

sleep inst 1 \Rightarrow will be executed after ~~wakeup~~ wakeup


* Can I add some code after sleep inst to wakeup the M.C ?!

* wakeup in 3 cases:-


- 1] WDT . PC \leftarrow ZSP.
- 2] local flag while its enable = 1 regardless GIE. \Rightarrow if GIE = 0 \rightarrow PC
if GIE = 1 \rightarrow 04
- 3] $\overline{\text{MCLR}} = 0$
جس زسپ \rightarrow 0

* If $WDT E = 1$, the maximum sleep time $\leq 18ms$ * WDT prescale ≤ 2.3 seconds

* Chapter 3 84



Memory mapped I/Os



- ① \equiv PORT A
- ② \equiv TRISA
- ③ \equiv PORT B
- ④ \equiv TRIS B

101


if tris bit = 0 \Rightarrow the corresponding pins is output

bit = 1 \Rightarrow input

* all pins are independent of each other.

slide 7:-

[Ex]:



~~MOVW STATUS, W~~

```
BSF STATUS, RP0  
MOVLW B'111 00 111'  
MOVWF TRISB
```


102

Slide 8:

Ex 1

```
MOVLW 0x00 }  
MOVWF TRISB } → CLR F TRISB
```

```
⇒ BSF STATUS, RP0  
CLR F TRISB → b1  
BCF STATUS, RP0  
MOVLW 0xAA  
MOVWF PORTB → b0
```



Ex 2


```
BSF STATUS, RP0  
MOVLW 0xFF  
MOVWF TRISA  
BCF STATUS, RP0  
MOVF PORTA, 0  
MOVWF 0x0D
```


slide 9:

Ex

enable external interrupt.

- ↳ GIE = 1
- ↳ INTE = 1
- ↳ RP0 option - Reg (6) =



delay
Fosc = 4 MHz

Input ← RB0


1 sec delay, led on code

```

BSF STATUS, RP0
MOVLW B'XXXX XX01'
MOVWF TRISB
BCF STATUS, RP0
loop BSF PORT B, 1
      delay 1 sec.
      BCF PORT B, 1
      delay 1 sec
      goto loop


```

* variable



```

ISR    MOV LW    0x01
      XOR WF    flash, 1
      BCF      INTCON, INTF
      ret 0;
  
```



CLR F PORT B => output 1 (led)

→ When you write PORT B or PORT register the input pins will not be effected.

Hardware


Hardware no voltage

* PORT B Change interrupt flag to clear it

```

  → MOV F    PORTB, 0
  → BCF     INTCON, RBIF
  
```

Slide 19:-




- current limiting
- to prevent floating input.


Input v_{in} switch \downarrow \uparrow v_{in}

Slide 20:

LED:



LED \Rightarrow output \downarrow \uparrow



$$V_S = R * I_D + V_D + V_{OL} + I_D R_{OL}$$

$$V_{OH} = V_D + R I_D + I_D R_{OH}$$

106

current sink :-

$$R = \frac{V_S - V_D - V_{OL} - I_D R_{OL}}{I_D}$$

current source :-


$$R = \frac{V_{OH} - V_D - I_D R_{OH}}{I_D}$$

* $R_{OH} = 130 \Omega$

* $R_{OL} = 36 \Omega$

13/8/
SUN

Port B change interrupt.





RBP0

OPTION-REG(7) if = 0


⇒ there is an internal pull up resistor.

Schmitt trigger:-



108

20_{sept}erse




In Schmitt trigger, there are 2 threshold values:

$V_{LH} (\uparrow)$: if initially the output is zero in order for the output to change into 1, the input voltage must go beyond V_{LH} .

V_{HL} : if currently the output is high in order for the output to change into zero the input must go below V_{HL} .

- ① it filters the noise.
- ② fast switching




*

Slide 29:-

RC OSC


Crystal OSC

- ↳ LP
 - ↳ HS
 - ↳ XT
- } بفرقو مع جیب
Frey range



if $V_{in} = H \Rightarrow$ short ckt

if $V_{in} = L \Rightarrow$ open ckt.




... discharge
 ... V_{LH} ...


freq is dependant \Rightarrow R and C.


* Chapter 10:

cross ~~line~~ ^{line} interference. \Rightarrow you can't send in high data rate and for long distances.
 } parallel: multiple bit at a time.
 - faster.





series:- one bit at a time.






to solve these challenges:-
 There are 2 approaches:-

1) Synch :



2) Async :-




Asynch:- for the receiver to be able to read the received signal, it must know the transmission protocol:

- data value
- size of word
- start bit
- stop bit
- parity
- encoding


Slide 7:-

Serial port is shift register:




to inform me that transmission is over.

interrupt





a method to tell me reception of byte.



Clock Skew

⇒ the receiver and sender must resynchronize each word. ⇒ stop bit, and start bit.



* internal clock :-

$$\text{clock freq} = X \times \text{serial freq}$$

$$\text{in PIC} = 16 \times \ll$$

if the majority of the collected samples = 0 ⇒ it is a start bit [114]

and start ~~receiving~~ receiving the data.

slide 17:

16F87XA


↳ mid range.

⇒ have Serial port



4 banks ⇒ 2 bits.

↳ direct (RPI and RP0)

↳ indirect (P2RP and FSR(7))



9 address



write code to read address 0x185

1 1000 0101

⇒ b3

direct \Rightarrow

bsf Status, RPI

bsf Status, ~~R~~ RP0

MOV 05, 0

indirect: \Rightarrow

BSF STATUS, ~~R~~ RP

MOVLW 0X85

MOVWF FSR

MOVF INDF, 0

16F87XA

↳ program memory 8K

↳ need 13bit
 $\lceil \log_2 8K \rceil$



goto
call $\begin{matrix} \text{kill bit} \\ \text{K} \end{matrix}$

Ex if currently the PC = 0005
and you want to call subroutine
at address 0X 1222

call 0X 1222

0010 0010 0010


call 0X 222
8K

new program memory is divided into
4 pages each of size 2K

117

select the page first then address inside the page

How to choose the page.



Ex: 0005

GO TO : 1855

11000 0101 0101

page 3

BSF PCLATH, 4

BSF PCLATH, 3

goto 0x0055

page selection \Rightarrow call, goto

bank selection \Rightarrow data memory

Slide 19

EEPROM interrupt کیسے دیکھی جائے گی
"کنٹرول" "ف" کے لئے لازم ہوگا

GIE=1



EEPROM=1

enable = 1

" " = 1

Slide 21:

Asynch. (آسنکرون)



↓ over write EEIE

T.SR:-


is not writable or readable because
it is not in the data memory.

119

→ However ~~TXR~~ TXREG has an address.

→ If TSR is empty, TXREG will be moved (not copied) to TSR.

Flag (TXIF.)



* When TXREG moves into TSR, TXIF = 1
GIE = 1
PEIE = 1
TXIE = 1

* TXIF = 0 if TXREG is full

[set/cleared by HW ← flag النوع من الflag]

120

Tx start if :-

① TXEN = 1

از این بیت می‌تواند
داده‌ها را ارسال کند
transmitted

② SPEN = 1 => for Tx and Rx

~~TRMT~~

TRMT = 1 => last bit was sent

$$\text{Baud rate} = f \left(\underset{\text{reg}}{\text{SPBRG}}, \underset{\text{reg}}{\text{BRGH}}, \text{Fosc} \right)$$

→ If TXIF = 1: send with each Byte additional bit that is stored in ~~TXIF~~ TX9D


* TXIF = 0

X BCF PIR1, TXIF

by hardware ←

✓ MOVWF TXREG. ←

121



FIFO => first input first output.

OERR : over run error => if the stop bit of the third byte gets received before reading the previous 2 byte.

- 1) reception stops
- 2) 3rd Byte will be loss

* How to prevent it ?!
interrupt في الـ MC

* How to solve it ?!

RCIF = 1 when there is at least one byte in RCREG.

GCIE = 1 , PCIE = 1 , RCIE = 1

MOV F RCREG, 0 * بي اقر ال byte

RCIF \Rightarrow = 0 when RCREG is empty

\hookrightarrow set / cleared by HW

* Reception has 2 enable :-

1) CREN = 1

2) SPEN = 1 for Tx and Rx

OERR = 1 \Rightarrow reception is stopped

\hookrightarrow read only.

to solve it :-

read the 2 byte \Rightarrow RCIF = 0

clear CREN \Rightarrow OERR = 0

لذا يجب وقف الاستقبال

123

set CREN \rightsquigarrow receive again

FERR = 1 \rightarrow when the received stop
bit = \emptyset
 \rightarrow reception continuous.

FERR and RX9D are double buffers.

لا يجب ان تقرأ قبل ان RC REG
 \rightarrow you should read then before
the RC REG (word).

16/8/
Wed

slide 32:

Band rate = $F(f_{osc}, BRGH, SPBRG)$

slide 33

Tx → 3 bytes

40

41

42

8 bits

9.6 Kbps.

$f_{osc} = 20 \text{ MHz}$

band rate = $\frac{f_{osc}}{16 * (1 + SPBRG)}$

$BRGH = 1 \Leftrightarrow 16 * (1 + SPBRG)$

$BRGH = 0 \Leftrightarrow 64$

$$9.6 \times 10^3 = \frac{20 \times 10^6}{16 * (1 + SPBRG)}$$

$$\frac{20 \times 10^6}{9.6 \times 10^3 * 16} - 1 = SPBRG$$

$SPBRG = 128 \Rightarrow BRGH = 1$

125

BRGH = \emptyset

SPBRG = ~~31~~ 31

TXSTA = X 0 1 0 X \emptyset X X

TXREG = value.

RXSTA = 1 X X X X X X X

RCREG = X

SPBRG = ~~128~~ 128





* Chapter 11 *

* **Digital** :- \rightarrow takes limited number of values in a specific range.
 \rightarrow discrete in time in specific time the change may happen.

* **Analog** :- \rightarrow takes unlimited number of values in a specific range.

\rightarrow continuous in time.

126



we can't benefit from its accuracy when the data is sent or stored and retrieved.

A → D

Sampling :- every specific period read a sample of the analog input.

$$\text{Sampling rate} = \frac{1}{\text{period}}$$

↑ → ⊕ more accurate.

⊖ time, ⊖ cost, ⊖ storage, ⊖ power

Quantization :- convert the read sample into the closest acceptable digital value

of digital (n) ⇒ 2^n level.

Sampling ⇒ ↓ sampling rate $\geq 2 * f_{max}$
if sampling rate $< 2f$
⇒ ~~aliasing~~ aliasing
discrete in time

* Quantization ⇒


* 10 bits ADC ⇒ result is represented in 10 bits value ⇒ 1024 possible digital value.

128

2erse

$\uparrow \Rightarrow$ \oplus accuracy
 \ominus cost, \ominus power, \ominus time

\Rightarrow discrete




* Voltage reference :-

the range of acceptable analog input

$$V_{REF} \Rightarrow V_{REF}^+ = V_{REF}$$

$$V_{REF}^- = \emptyset$$





Ex

$$V_{REF}^+ = 8V, V_{REF}^- = 0V$$

$$n = 3 \text{ bit}$$

Quantization Characteristic graph




$$\text{error} = \text{input} - \text{output}$$

$$\text{average error} = \frac{\text{input} - \text{output}}{2} = \frac{1 - 0}{2} = \frac{1}{2}$$


$$\text{max error} = 1$$

LSB :- "least significant bit voltage"
 minimum change in input level voltage that will definitely change the output

$$\text{output} = \frac{V_{REF+} - V_{REF-}}{2^n}$$



$0.5 \rightarrow 1$
 $1.5 \rightarrow 1$
 $1 \rightarrow 1$



maximum error = $\frac{1}{2}$ LSB

$= \frac{1}{2} * \frac{V_r}{2^n}$

max. error = $\frac{V_r}{2^{n+1}}$

where ~~V_r~~

$V_r = V_{REF} = V_{REF}$


* max acceptable error = $\frac{1}{2}$ LSB
 $= \frac{V_r}{2^{n+1}}$

↑ n → max ↓

Slide 11

more accurate ADC ⇒
sampling ⇒ ↑ time and quantization
time ↑

There is a trade off between accuracy
and speed.




amplification

* $V_{REF}^- = -2.5V$
 $V_{REF}^+ = 2.5V$





shifted wave

3 bit ADC



$\frac{V_r}{2^n} = \frac{8}{2^3} = 1V$

132



if the sample was collected while the input is changing \Rightarrow there will be an error.

Solution \Rightarrow ① hold the input ② take the sample ③ release the input.

slide 14:

as a switch is closed, V_c follows V_s

* when the switch is open $\Rightarrow V_c$ is almost constant.

- \Rightarrow close the switch until $V_o = V_s$
- \Rightarrow open the SW
- \Rightarrow take sample
- \Rightarrow convert sample.

133

for how long ~~the~~ I should wait before open the switch.

⇒ I should wait until $V_0 \approx V_s$

$$V_0 = V_s * (1 - e^{-t/\tau})$$

$$\tau = RC$$

Ex if I want to wait until $V_0 = 0.9V_s$

sol: ⇒ $0.9V_s = V_s (1 - e^{-t/\tau})$

$$t = -\ln 0.1 * \tau$$

$$t = 2.3\tau$$

$$\text{error} = \frac{V_s - 0.9V_s}{V_s} * 100\% = 10\%$$

$$\text{max error} = \frac{1}{2} \text{LSB} \Rightarrow \text{الخطأ المسموح}$$

$$V_0 = V_{in} - \frac{V_{in}}{2^{n+1}} \text{ LSB}$$

$$V_{in} * (1 - \frac{1}{2^{n+1}}) = V_{in} * (1 - e^{-t/\tau})$$

$$e^{-t/\tau} = \frac{1}{2^{n+1}}$$

$$\frac{-t}{\tau} = \ln \frac{1}{2^{n+1}}$$

$$t = -\ln \frac{1}{2^{n+1}} * \tau$$

wait this time then open the SW

↑ n → ↑ sampling time.

"سؤال الثاني" $V_o = 0.7 V_{in} \Rightarrow \text{error} = 30\%$ $\Delta \sqrt{0.1} * *$

if $n = 8$ bit \Rightarrow time = ?!

$$t = -\ln \frac{1}{2^9} * \tau$$

$$t = 6.02 \tau$$

if $n = 10$ bit

$$t = 7.6 \tau$$

↑ # of bit \Rightarrow ↓ error

135

Slide 19

8 possible analog inputs

5 → A: RA0, 1, 2, 3, 5

3 → E: RE0, 1, 2

Ex


If I want to convert an analog input connected to RE1, what should I put on CHS?!

so I ⇒ 110

TRS 1 ←
0 →

you should identify each of the pins where in or out and if input where A word PCFG 3,0

* You can connect voltage reference externally on RA3 and RA2




(PCFG)

- external: RA3 and RA2
- internal: VDD and VSS

* have 2 register ⇒ 10 bit

136

Slide 21 : ① switch on
 ② specify Quantization speed



- 2 * T_{osc} , 4 T_{osc}
- 8 T_{osc} , 16 T_{osc}
- 32 T_{osc} , 64 T_{osc}

for correct quantization
 T_{AD} should be $\geq 1.6 \mu s$

Rc with T_{AD} = 2 μs

- * for 10 bits Quantization
- ADC needs 12 T_{AD}
- 8 bits \Rightarrow 10 T_{AD}

larger $n \uparrow \Rightarrow t_s \uparrow$
 $t_Q \uparrow$
 error \downarrow

Ex If $f_{osc} = 1 \text{ MHz}$, what is the fastest Quantization ?!

Sol: $T_{osc} = \frac{1}{1 \text{ MHz}} = 1 \mu s$

$T_{AD} = 2 T_{osc} = 2 \mu s$

fast Quantization $\Rightarrow 12 T_{AD} = 12 * 2 \mu s = 24 \mu s$

137

Ex if $F_{osc} = 10 \text{ MHz}$

Sol: $T_{osc} = 0.1 \mu\text{s}$

$$T_{AD} = 16 T_{osc} = 1.6 \mu\text{s}$$

Ex if $F_{osc} = 100 \text{ kHz}$

Sol: $T_{osc} = 10 \mu\text{s}$

$$RC \Rightarrow T_{AD} = 2 \mu\text{s}$$

RC / $\mu\text{s} \leftarrow 500 \text{ kHz}$ and μs frequency $\sim (5) \mu\text{s}$ *

slide 24 5) $G/\bar{D} = 1 \Rightarrow$ Start Quantization before this step you should wait for sampling time.

(open switch)

$G/\bar{D} = 0 \Rightarrow$ when Quantization is over.

6) read the result


result is \rightarrow 1) left justified

2) right " " "فرض"

*left justified \Rightarrow if I want to deal with 8 bit result.

138

Ex



* $G/\bar{D} \Rightarrow 0 \Rightarrow ADIF = 1$
→ GIE = 1
→ ADIE = 1
→ PEIE = 1

* Configure ADC (1 → 4 steps) →

② then wait sampling time ($\approx -\ln \frac{1}{2^{n+1}} * \tau$)

→ ③ $G/\bar{D} = 1$ → ④ wait 12TAD →


⑤ read result.
↳ $G/\bar{D} = 0, ADIF = 1$

* wait sampling \Rightarrow I have to write code for it.

↳ we will find more accurate formula for it.


* wait 12TAD → you don't have to write code for it.

slide 25:-



[Ex] What is the value of PCFG bits if I want to connect single analog input and external voltage reference ?!

Sol: 1111



$C/R = 1/2 \Rightarrow 1111$

$(-\ln \frac{1}{2^{n+1}} * \tau)$ time \Rightarrow

140

op amp settling time + Temp Coef + $7.6 * (R_{st} + R_{ic} + R_{ss}) * C_{hold}$

dependent on $|T - 25| * 0.05 \text{ Ms}$
 $T = 0 \text{ deg} \leftrightarrow T < 25 \text{ deg} \approx 15 \text{ deg}$

Final 7.6 \rightarrow 10 bit error \rightarrow 0.5 LSB

Ex $R_{ss} = 7 \text{ K}\Omega$, $R_{ic} = 1 \text{ K}\Omega$, $R_s = 0$
 Temp = 35°C , $T_{AD} = 1.6 \text{ Ms}$, $t_{op-amp} = 2 \text{ Ms}$
 $C_{hold} = 120 \text{ pF}$


$$T_s = \text{op amp set} + \text{Temp coef} + 7.6 * T$$

$$= 2 \times 10^{-6} + (35 - 25) \times 0.05 \times 10^{-6} + 7.6 (7 \times 10^3 + 1 \times 10^3 + 0) \times 120 \times 10^{-12}$$

$$= 9.8 \text{ Ms}$$

$$T_Q = 12 T_{AD} = 12 * 1.6$$

$$= 19.2 \text{ Ms for one sample}$$



(141)

2020 erse

for one sample only we need.

$$= 19.2 + 9.8 = 29 \text{ Ms}$$


for repetitive sampling, one sample required

$$= 29 + 2 * 1.6$$

$$= 32.2 \text{ Ms}$$

$$\text{Sampling rate} = \frac{1}{32.2 \text{ Ms}} = 31 \text{ KHz.}$$

$$\text{max input freq} = 15.5 \text{ KHz} = \frac{1}{2} \text{ Sampling rate}$$



"10 bit $\xrightarrow{\text{Quantization}}$ 12 cycle"

10 bits result $\frac{V_r}{2^{n+1}}$

6 bit Quantization $\left\{ \begin{array}{l} \rightarrow 8 \text{ cycle with } T_{AD} = 1.6 \text{ Ms} \\ \rightarrow 4 \text{ cycle with } T_{AD} \text{ minimum} \end{array} \right.$

142

Ex $f_{osc} = 10\text{MHz}$.

$\rightarrow T_{osc} = 0.1\mu\text{s}$

$\rightarrow T_{AD} = 16 \cdot T_{osc} = 1.6\mu\text{s}$

* 8 cycle with $1.6\mu\text{s} = T_{AD}$

* 4 cycle, with $T_{AD} = 0.2\mu\text{s}$

\Rightarrow Quantization times = $8 \cdot 1.6 + 4 \cdot 0.2$
 $= 13.2\mu\text{s}$

Slide 33 RA0


$F_{AD} = f_{osc} / 8$, $T_{AD} = 8 T_{osc}$

internal voltage reference, $f_{osc} = 20\text{MHz}$

$V_{DD} = 5\text{V}$, Temp = 25° , right justify

Sol: sampling time = $2 + 7.6 \cdot \dots$
 $= 10\mu\text{s}$

ADCON0
ADCON1




Chapter 8

Key pad \Rightarrow row and column \Rightarrow Push button

12 pin \leftarrow pin \Rightarrow * \Rightarrow 12 pin

Slide 10



Col Index = ~~0000~~ 0110 = 0
 Row Index = 1101 ~~0000~~ = 2
 w = 0 2 6

$3 \times 3 + 2 = 11$

3 * row index + Column index

* إذا كان ~ بين Inter تلك فتأثير أكبر 11

145


CLRF TRISB

BS

MOVLW B'10110110'



a

dot



MOVWF PORTB

* شابلون از a على RBF من غير التثبيت.



* شابلون كتابي
 شطرنج عندي جواب 55
 انابدي شطرنج 52
 رصيف Control

بدي اطلع متي 25 ← خاير الاول رصوي و شطرنج
 52 و رصيفي الثاني و رصيفي رصوي ثاني و رصيفي الاول
 شطرنج 5

code :-

```

loop BSF PORTA, 1
      BCF PORTA, 0
      MOVLW B'1101 1010'
      MOVWF PORTB
  
```



1147

Call delay 5ms → يعني ما يكون لا يفوي
ويطفي

BCF PORTA, 1

BSF PORTA, 0

MOVLW B'11011010'

MOVWF PORTB

Call delay 5ms

في تاشيه وده يفوي ... امره
فما يجز فيها

GO TO loop

* بدني اعرض فيه 25 عدد تاني، \leftarrow Counter.
بضيف

تدريج code \leftarrow

MOVLW D'100'
MOVWF Counter.

loop BSF PORTA, 1

Call delay 5ms

DEC FSZ Counter




* slide 21

Example
لنق او كانا

00
↓
9 → لا يفوي 9
بدها بصر 0

148

Slide 26. Sensors :-



Slide 28 LDR


↳ resistor, its resistance value is dependent on light intensity.

→ as light intensity increase
⇒ more electron-hole pairs are formulated ⇒

149

conductivity increase.
 \Rightarrow resistance decrease.

$$V_o = 5V \cdot \frac{R_{LDR}}{R_{LDR} + 10K}$$



Slide 29:

OOS

Cut reflex.

IR LED





Photo. transistor
 if there is a light ON
 the trase. \Rightarrow ON.




plastic housing:
 allow only seen
 light to pass.

Slide 31: Ultrasonic:- "analog"
 to find the distance to an
 object.

$$\text{distance} = \frac{\text{time} \times \text{Speed of voice}}{2}$$

slide: 32: ~~Act~~

Actuators: "output"




PIC as a switch.

external source give power to motor.

DC motor:


electric field

motor.




Steps Inductor ... Steps ... Smooth ...

Slide 36: Servo Motors :-




PW ⇒ represent by angle of rotation



at 35° ⇒ ?! . 35 بي الف بي الـ

$$\frac{10.75 - 1.25}{180} \times 35^\circ$$

→ per degree.



```

loop   BSF   PORTB, 1
       delay 15ms
       BCF   PORTB, 1
       delay 18ms
       go to loop

```

slide 38

لا غير تيار، في ال base ع، \hat{J} ال motor
 لا ما غير تيار ← motor off

slide 39

load is inductive

[بخره نينا شويم power
 لا افضل بعد يلف
 سويه شويم ط بوقف
 اول ما افضل]

slide 41:

mosfet ON → current flow in leds

```
BSF   PORTB, 2.
```

slide 42: H-bridge


H bridge: →

- ① to make motor rotates in 2 direction.


② to drive the motor with external voltage source.

Short CKT ← 2 Switch ~ (S) ~ *

Short CKT



Closed at same time → No current flow.



slide 43:

L293D


→ 4 half bridge ⇒ to rotate in one direction

→ 2 full H-bridge ⇒ rotate in 2 directions.

* L293D


4 half bridge.

2 ~~half~~ bridge.
full



* 16 pins:

- 4 of the pins grounded and
- 2 - 2 voltage source.



$V_{Ls} > V_{os}$

the motor will not rotate any way.

$V_{Ls} < V_{os}$ motor rotate if input ~~is~~ = 1 and ~~is~~ driven by V_{Ls} .

→ 4 inputs (A)

→ 4 output (Y)


→ 2 enables \rightarrow enable for its ^{1st} and ^{2nd} half bridge.
 \rightarrow enable for 3rd and 4th half bridge

Slide 43

Ex

make the proper connection, and write the required code to make the current passes

- * in the M ↓ if $RB1 = 1$ and $RB2 = 0$
- * Current ↑ if $RB1 = 0$ and $RB2 = 1$
- * the motor is totally off if $RB3 = 0$



code:


```
CLRF TRISB.
```

```
→BS
```


```
BSF PORTB, 3
```

```
BSF PORTB, 1
```

```
BCF PORTB, 2
```




Slide 48





$$\text{max Voltage} = 1k \times 20mA + 0.3V + 5V = 25.3V$$

$$\text{min Voltage} = 0.3 - 20 \times 10^{-3} \times 1 \times 10^3 = -20.3V$$



لفظ ال noise
 بس برطرف
 به اد undelined
 فب س م سو
~~Schematic~~
 Schematic.



ISR

```
INCF Counter, 1  
BCF INTCON, INTF.  
retlw.
```

* 2 solutions to bouncing :-

- ① by HW
- ② by SW

via RB0 ← u → RB1 ← delay loop. INTCON


↳ polling

loop delay 15 ~~5~~ Ms

BTFSS PORTB, 0

go to loop.

CHAPTER 9: ☺




Slide 7

Timer 1:- is 16 bit counter.
↳ TIMRL and TIMRH Register.

* $0 \rightarrow (2^{16} - 1 \rightarrow 0)$

~~TIE~~ TIEF = 1
GIE = 1
PEIE = 1
TIEE = 1



* It has ON/OFF bit

* osc can be external or internal

* prescale 1, 2, 4, 8

* CLK can be sync or not.

* clock either internal ($\frac{F_{osc}}{4}$) if TMRICS = 0

external if TMRICS = 1

↳ RC0 if TIOSCEN = 0
↳ RCI if TIOSCEN = 1

* RCO \rightarrow * you can connect it to external OSC up to 200KHz

* Keep counting in sleep mode.

RC1 \rightarrow for counting

$$\text{Timer 1 delay} = \frac{4}{f_{osc}} * \text{prescale} * (2^{16} - 1N)$$

TMRIL

TMRIH

$$\text{Max delay} = \frac{4}{f_{osc}} * 8 * 2^{16}$$

$$= 8 * \text{Max delay of TMR0}$$

TMRICON \Rightarrow Register.

Slide 10:

TMR2 is 8 bit counter

count from 0 \rightarrow value in PR2

every time TMR2 = PR2 \Rightarrow TMR2 reset.

\Rightarrow postScale = X

when TMR2 = PR2 number of times = X

\Rightarrow TMR2IF = 1

* have one clock source.


* No external OSC.

$$\text{TMR2 delay} = \frac{4}{f_{osc}} * \text{prescale} * \text{postScale} * (PR2 + 1)$$

160

Slide 19 :- PWM


When $TMR2 = CCP1H$



- When $TMR2 = PR2 \Rightarrow$
- 1) set output
 - 2) reset TMR2
 - 3) copies CCP1H

* t_{on} is determined by CCP1H
 T " " " PR2

* If $PR2 \leq CCP1H \Rightarrow$ NO PWM signal



When TMR2 works in PWM mode, there is an internal counter $0 \rightarrow 3$

To modify t_{on} , set the value in CCP1H and this value will take effect on next cycle.
 (when $TMR2 = PR2$).

Slide 21: $T = (PR2 + 1) * T_{osc} * 4 * \text{prescale of TMR2}$
 $CCP1H \parallel$ 2 bits of CCP1CON.

$$t_{on} = (10 \text{ bits value}) * \text{prescale of TMR2}$$

IN PWM No post scale.

* write code to generate PWM
 $f_{osc} = 1MHz$.



$$10 \times 10^{-3} = (PR2+1) \times 10^{-6} \times 4 \times \text{prescale.}$$

$$\text{prescale} \times (PR2+1) = 2500$$

$$\text{prescale} = 16 \rightarrow PR2+1 = \frac{2500}{16}$$

$$\boxed{PR2 = 155}$$

$t_{on} = ?!$

$$2 \times 10^{-3} = X \times 10^{-6} \times 16$$

$$\boxed{X = \frac{2000}{16} = 125}$$

$00 \quad 0111 \quad 1101$

CCP1CON = XX0111XX

RP2 = D'155'

CCP1L = 0001 1111

TMR2CON = $\boxed{XXXX \quad 11X}$

ON → Prescale.

Slide 23

مطلوب