


145  
15  
DMM  
Digital Multimeter



The University of Jordan  
School of Engineering  
Electrical Engineering Department



# Electronics Lab Report

0903368

Experiment No.: 1 Student Group #: 1  
Experiment Title: Lab Equipment Familiarization

Students Name:

- 1) 0130189 عبد الرحمن سعدي
- 2) 0124454 محمد عبد الله
- 3) (0142679) محمد الوائلي
- 4) \_\_\_\_\_

# Report of Experiment 1

## Lab Equipment Familiarization

### PART A - Resistance Measurement

Table 1

	Expected	Measured	error%	Color code
R1	10000 $\Omega$ <sup>+5%</sup>	9848 $\Omega$	+1.5200%	Brown, Black, orange, Gold
R2	100 $\Omega$ <sup>+5%</sup>	99.02 $\Omega$	+0.9800%	Brown, Black, Brown, Gold
R (series)	10100 $\Omega$	9983.02 $\Omega$	+1.115%	
R (parallel)	99.009 $\Omega$	98.03 $\Omega$	+0.988%	

### PART B - Using the DC supply

2) Distinguish the difference between the Coarse and Fine voltage tuning knobs.

using coarse knobs in a large step  
 using fine knobs in a smaller step (more accurate)

### PART C - Building a simple circuit

Table 2

I (mA)	V <sub>R1</sub> (volt)	V <sub>R2</sub> (volt)	V <sub>s</sub> (volt)
3.04 mA	3.116 V	6.908 V	10.024 V

### Part D - Using the Oscilloscope and the Function Generator

2-

Table 3

# of Horizontal divisions for the period	# of vertical divisions for peak to peak
10 Div for 100 $\mu$ s	4 Div for 2 V

3- Turn the "Volt/Division" knob for the channel 1 in the CW and then CCW directions. How does that knob affect the signal on the Oscilloscope screen?

It's change the signal on y-axis (vertical). don't change the horizontal scale. (compress/extend) signal vertically

4- Turn the "Second/Division" knob for the channel 1 in the CW and then CCW directions. How does that knob affect the signal on the Oscilloscope screen?

It's change the signal (time scale) on x-axis (horizontal). to be easy to read by who working on it

& it's don't effect the vertical scale (division) (compress/extend) signal horizontally

right

5- Turn the "Vertical Position" knob for channel 1 in the CW and then CCW directions. How does that knob affect the signal on the Oscilloscope screen?

It's... ~~the~~ <sup>move</sup> the signal... (up/down)... on the screen of the oscilloscope... (don't change the Volt/div of the signal)

6- Turn "Horizontal Position" knob for channel 1 in the CW and then CCW directions. How does that knob affect the signal on the Oscilloscope screen?


It's... shift <sup>move</sup> the signal... (right/left)... on the screen of the oscilloscope... (don't change the division of signal)

Table 4

Freq. and Amplitude	Sec/Div	# of Divisions for one period	Vrms (V)	Vavg (V)
f = 500 Hz @ 800 mV pp	250 $\mu$ s	8	0.2663	0.0066
f = 10 kHz @ 10Vpp	50 $\mu$ s	2	3.4617	0.0770



University of Jordan  
Faculty of Engineering  
Electrical Engineering Department



# Electronics Lab Report

0903368

$\frac{34.5}{3a}$

$\frac{13.3}{15}$

Experiment No.: 2

Student Group: 1

Experiment Name: Diode characteristic & applications

Students Name:

- 1) 0130189 عبدالرزاق سبتة
- 2) 0142679 محمد ولي عميد
- 3) 0124454 محمد صالح عيسى
- 4) \_\_\_\_\_

## Experiment 2

### Diode Characteristics and Applications (1)

#### PART-A Diode Testing

3- Read the DMM and records it in the answer sheet.

1  $V_f = 0.54 \text{ V}$  (silicon Diode)

4- Read the DMM and record it in the answer sheet.

1  $\square.L$  (overload)

5- Determine if the diode is working well or not. Explain your test result!

1 Yes, it working well because it give the needed Result in...  
forward and Reverse Bias mode.

#### PART-B Diode (i-v) characteristics

##### B-1 Forward Biased Mode

Table 1

2

$V_S$ (V)	0.0	0.2	0.4	0.6	0.8	1.0	1.2
$I_D$ (mA)	0.0000	0.0002	0.0037	0.217	0.828	1.694	2.776
$V_D$ (V)	0.0039	0.149	0.299	0.487	0.588	0.646	0.662

mA  
V


##### B-2 Reverse Biased Mode

Table 2

2

$V_S$ (V)	2.0	5.0
$I_D$ (mA)	0	0
$V_D$ (V)	1.9406	4.928

4- Using the data from part B-1 and part B-2 above, plot precisely the diode ( $i-v$ ) characteristic curve in the following squared sheet.



5- Write down the equation of the load line for the circuit, draw it on the same ( $i-v$ ) characteristic curve and determine the Q-point.

① 
$$I_D = \frac{V_S}{R} - \frac{V_D}{R}$$


@  $V_S = 1.2V$ : 
$$I_D = \frac{1.2}{100} - \frac{0.662}{100} = 5.38 \times 10^{-3} A$$

$= 5.38 \mu A$

PART-C Rectification

C-1 Unfiltered Half-wave Rectifier

Table 3



2

7- What is the Output Signal Frequency?

$f_o = f_{source} = 100.313 \text{ Hz} \approx 100 \text{ Hz}$

0.5

How??

$V_{Pload} = 2.2 * 2 = 4.4 \text{ V (Forward mode)}$

$V_{Pload} = -4.4 \text{ V (Reverse mode)}$

# Filtered Half-wave Rectifier

Table 4

	$V_s$ and $V_o$ waveforms	$V_{r-PP}$ (V)	$V_{avg}$ (V)	Ripp. %
$R_L = 1\text{ k}\Omega$ $C = 1\text{ }\mu\text{F}$		$(2.2 \times 2) - 0$ $= 4.4\text{ V}$	1.5022	292.9%
$R_L = 10\text{ k}\Omega$ $C = 1\text{ }\mu\text{F}$		$(2.2 \times 2) - (1 \times 2)$ $= 2.2\text{ V}$	3.351	65.65%
$R_L = 10\text{ k}\Omega$ $C = 2.2\text{ }\mu\text{F}$		$(2.2 \times 2) - (1.6 \times 2)$ $= 1.2\text{ V}$	3.996	30%
$R_L = 100\text{ k}\Omega$ $C = 2.2\text{ }\mu\text{F}$		$(2.2 \times 2) - (2.1 \times 1)$ $= 0.2\text{ V}$	4.68	4.27%

90



C-3 Full-wave Bridge Rectifier

Table 5

	$V_s$ and $V_o$ waveforms	$V_{r-PP}$ (V)	$V_{avg}$ (V)	Ripp. %
$V_s$ $R_L = 1\text{ k}\Omega$ Without capacitor		$2 \times 2 = 4V$	2.16V	185.2%
7.5 $V_s$ $R_L = 1\text{ k}\Omega$ $C = 2.2\text{ }\mu\text{F}$		<del>4</del> $(2 \times 2) - (0.6 \times 2) = 2.8V$	2.58	108.5%
$V_s$ $R_L = 10\text{ k}\Omega$ $C = 2.2\text{ }\mu\text{F}$		$(2.2 - 1.8) \times 2 = 0.8V$	3.91	20.46%
$V_s$ $R_L = 100\text{ k}\Omega$ $C = 2.2\text{ }\mu\text{F}$		$(3.6 - 3.4) \times 2 = 0.4V$	6.9	5.79%

7.5

3- Use the Oscilloscope CH2 to observe the output FWR signal, and to do that you had to disconnect CH1 Why?

because it will short circuit on the Diode. So the output will not be full wave rectified (and no common ground)...

4- What is the Output Signal Frequency?

$f_{FWR} = 2 f_{source} = 200 \text{ Hz}$

0.5

7- On the same circuit shown in Figure 11 use  $R_L = 1 \text{ k}\Omega$ , and  $C = 1.0 \mu\text{F}$ , measure the ripple voltage ( $V_{r-PP}$ ) when the input signal frequency is 500Hz, 1kHz, 5kHz and 10kHz and record it in Table 6 in the answer sheet. What is the effect of increasing input signal frequency on the ripple voltage? Explain.

Table 6

Frequency (kHz)	0.5	1	5	10
$V_{r-PP}$ (V)	2	1.2	0.8	0.4

1

Explain: ... increase the input signal frequency decreases the ripple voltage

because the relationship between  $V_{r-pp}$  and frequency is inverse proportional


$(V_{r-pp} = \frac{V_{p,rectified}}{2fRC})$  if  $f \uparrow \rightarrow V_{r-pp} \downarrow$

8- In many ways we can control the ripple voltage? Mention.

by changing:  $R$ ,  $C$ ,  $V_{p,rectified}$ , frequency

1

PART-D Peak Detector



4- Comment on the output signal shown on CH2?


1) it is DC output because the capacitor in peak detector circuit does not have a resistance in parallel to ~~Discharge the charge~~ <sup>Discharging</sup> it. So it reaches a peak value and does not change yet.   
 (the voltage on the capacitor stays at the previous peak value)   
 will

5- Give examples where can you find such circuits.

1) a peak detector use in fiber optic receiver.   
 The peak detector maybe combined with other components to build a crystal radio.



The University of Jordan  
 School of Engineering  
 Electrical Engineering Department



# Electronics Lab Report

0903368

$$\frac{39.5}{45}$$

$$\frac{13.2}{15}$$

Experiment No.: 3

Student Group #: 1


Experiment Title: Diode Application (2)

Students Name:

- 1) 0130189 عبد الرحمان مسعود
- 2) 0142679 م.س. وائل م.س.
- 3) \_\_\_\_\_
- 4) \_\_\_\_\_

PART-A The Diode Clipper circuit  
A-1 Positive Clipper circuit

Table 1



5- Comment on the output signal shown on the CH2.


... we use a positive clipper, so the positive half is clip to value =  $V_B$  due to the diode only but the negative half doesn't effect. ( $V_o = V_B$ ) at positive half

7- Comment on the output signal shown on the CH2.

... because adding the bias the positive value of the output increase =  $V_B + V_{oc}$  but the negative half doesn't effect.

A-2 Negative Clipper circuit

Table 2



5- Comment on the output signal shown on the CH2.

we use a negative clipper, so the negative half is clip to value  $= V_b = -0.5$  due to the diode only, but the positive half does n't effect. (1)


7- Comment on the output signal shown on the CH2.

because adding the bias the negative value of the output increase in negative  $= -V_b - V_{oc} = -2.5V$  and the positive half does n't effect. (1)

9- Explain the effects of using an ideal diode.

in ideal diode ( $V_b = 0$ ) without bias ( $V_{oc}$ ) the  $V_{o\min} = 0$  with bias  $V_{o\min} = -V_{oc}$  only  $= -2V$ . (0.5)

### A-3 Dual Clipper circuit



(2)

$(V_b = 0.5)$   
 $(V_{oc} = 2V)$

5- Comment on the output signal shown on the CH2.

we use a dual clipper so we clip the positive and negative part to value  $V_{o\min} = -0.41$  &  $V_{o\max} = +0.5V$ . (1)


7- Comment on the output signal shown on the CH2.

we use a dual clipper with a bias, we clip the positive & negative part to a value  $V_{o\min} = -2.41V$  &  $V_{o\max} = +2.5V$ . (1)

(1)

**PART-B The Diode Clamper circuits**  
**B1- Positive Clamper circuit**

Table 4



4

5- What is the difference between the input and the output signals?

output signal is shifted upward compare with the input signal due to capacitor voltage.

7- Compute mathematically the value of the capacitor voltage for the circuit shown in Figure 8 (a), and compare it with the practical results you have got in step 6.

$$V_c = V_s - V_r = 4 - 0.5 = 3.5V$$

$V_{c \text{ math}} > V_c \text{ Practical}$

1

8 (a) - What is the effect of using low load impedance in the clamper circuit?

$\tau = RC \rightarrow \tau$  will decrease, so the capacitor will discharge faster than before.

8 (b) - Does the circuit still work as clamper? Explain.

No, because the signal is clipped from the negative cycle. It is not shifted upward and  $V_{max}$  decreased also.

11- Compute mathematically the value of the capacitor voltage for the circuit shown in Figure 8 (b).

$$V_C = V_S - V_R + 2 = 5.5 \text{ V}$$

$$V_{C_{\text{math}}} > V_{\text{practical}}$$


12- What is the effect of adding DC bias voltage to the positive clamper circuit?

The signal is shifted upward & the signal is not distorted.



## B-2 Negative Clamper circuit

Table 5



3

5- What is the difference between the input and the output signals?

output signal is shifted downward compare with the input signal due to capacitor voltage.

7- Compute mathematically the value of the capacitor voltage for the circuit shown in Figure 9 (a), then compare it with the practical results you got in step 6.

$$V_c = V_s + V_r = 4 + 0.5 = 4.5V$$

$V_{c, \text{math}} > V_{c, \text{practical}}$

10- Compute mathematically the value of the capacitor voltage for the circuit shown in Figure 9 (b).

$$V_c = V_s + V_r - 2 = 2.5V$$

$V_{c, \text{math}} < V_{c, \text{practical}}$

11- What is the effect of adding DC bias voltage to the negative clamper circuit?

..... shifted increase in downward & the signal is not distorted. ✓ (1)

**PART-C The Diode Logic circuits**  
**CI- AND Gate circuit**

Table 6

V <sub>1</sub> (volt)	V <sub>2</sub> (volt)	Output
0	0	<del>0.627</del> (logic 0)
0	5	<del>0.659</del> (logic 0)
5	0	<del>0.656</del> (logic 0) (2)
5	5	<del>4.94</del> (logic 1)

4- Verify your results by explaining what happen to diodes at different input voltages.

..... ~~the~~ when  $V_1, V_2 = 0$ ;  $D_1$  &  $D_2$  is ~~reverse~~ <sup>forward</sup> biased & the voltage drop happen on the resistor &  $V_o$  is very small. ✓  
 & when  $V_1 = V_2 = 5V$  the Diode is reversed &  $V_o$  is large and ~~the~~ on resistor very small. ✓ (Other cases??)

5- What do we call the resistor (R) in the circuit shown in Figure 10?

..... pull up resistor ✓ (1)

Other cases??

C2- OR Gate circuit

Table 7

V <sub>1</sub> (volt)	V <sub>2</sub> (volt)	Output
0	0	0
0	5	4.289
5	0	4.289
5	5	4.324

(logic 0)

(logic 1)

(logic 1)

(logic 1)

2

4.3V

4- Verify your results by explaining what happen to diodes at different input voltages.

when  $V_1 = V_2 = 5V$ ,  $V_o = 5V$  & the voltage on resistor = 5V

when  $V_1 = V_2 = 0V$  the voltage drop on resistor = 0 which equal the  $V_o$

Other cases ??

5- What do we call the resistor (R) in the circuit shown in Figure 11?

pull down resistor


1

**PART-D Do It Yourself (DIY):**  
 A] From Figure 12 below, for the input and output signals, answer the following questions:

	Input Signal	Output Signal
Signal Shape	triangular	triangular
Amplitude	2V	<del>2V</del> - 5.5V
Frequency	100 KHz	100 KHz
DC Offset	0	<del>0</del> - 7.5V
Clamping Voltage	0	-5.852


3.5

$V_p = 2V$   
 $f = 100KHz$   
 shift Down  
 (negative clamber)



**Figure 12**


B] With the components in hands, design and construct a circuit that will shift the input signal as shown in the following Figure 12.



**Note:** Before leaving, you should show your results on the oscilloscope, exactly the same as shown in Figure 12 above, to your lab instructor at lab and you will be graded right away.



The University Of Jordan  
School of Engineering  
Electrical Engineering Department



# Electronics Lab Report

0903368

$$\frac{31}{32} = \frac{14.5}{15}$$

Experiment No.: 4 Student Group #: 1

Experiment Title: Zener Diode

Students Name:

- 1) 0130189 عبد الرحمن تيسر معاذي
- 2) 0124454 محمد مصطفى
- 3) 0142679 عبدالرحيم عيد
- 4) \_\_\_\_\_

**PART A- Zener Diode Testing**

$N_c$ -load.

Table 1

DMM leads	x (up) and y (down)	x (down) and y (up)
Output voltage (V)	<del>x: anode</del> <del>y: cathode</del> $V_o = 0.7917$ x (anode) → y (cathode)	x: cathode y: anode $V_o = 5.19V$
From the measurements above, summarize the results of the given zener		
$V_f$	$V_{zth}$	Anode
0.7917	5.19	y
		Cathode
		x

**PART B- The Zener Diode Characteristics**

full load

Table 2

$V_s$ (V)	1.0	2.0	4.0	5.0	5.2	5.5	6.0	6.5	7.0	8.0	9.0
$I_z$ (mA)	0.14	0.44	0.158	1.206	1.395	2.94A	4.85A	6.84	8.87	13.24	17.5
$V_z$ (V)	0.93	1.90	3.84	4.64	4.67	4.77	4.88	4.92	4.94	4.98	5

5- Plot the reverse diode current *versus* the reverse diode voltage on Figure 8 and label each axis with suitable units.




Figure 8

6- From your data in Table 2, determine the Zener breakdown voltage  $V_{zth}$ .

$V_{zth} \approx 4.9$

7- Calculate the Zener diode dynamic resistance  $r_z$ .

$r_z = \frac{\Delta V_z}{\Delta I_z} = \frac{5 - 4.98}{(17.5 - 13.24) \times 10^{-3}} = 4.694 \Omega$

8- Using the data in Table 2, calculate the percentage Source regulation (S.R.%) when  $V_s$  varies between 7 volt and 9 volt.

$S.R.\% = \frac{5 - 4.94}{2} \times 100\% = 3\%$

C-1 Effect of the DC Voltage source

Table 3

$V_s$ (V)	1.0	2.0	4.0	5.0	6.0	7.0	8.0	9.0
$V_L$ (V)	0.744	1.483	3.019	3.982	4.61	4.871	4.942	4.978
$I_s$ (mA)	0.723	1.49	3.3	4.2	5.73	9.19	13.28	17.57
$I_L$ (mA)	0.71	1.48	3.03	3.75	4.28	4.47	4.53	4.56
$I_z$ (mA)	0	0.054	28.14	141.24	482.954	3.234	8.37	12.58
$P_z$ (W)	0	$7.415 \times 10^{-5}$	$8.48 \times 10^{-5}$	$5.742 \times 10^{-4}$	$2.22 \times 10^{-3}$	$0.0157 \times 10^{-3}$	$0.041 \times 10^{-3}$	$0.062 \times 10^{-3}$
L.R. %								

2.5

6- Explain what happens to the output voltage  $V_L$  and why.

$V_L$  increase until we reach the  $V_{Z_{th}}$  & then  $V_L$  will be fixed on  $V_z$ .

7- Calculate the value of the minimum Source voltage ( $V_{Smin}$ ) in Figure 5 for which below this value the Zener diode will no longer provide voltage regulation. (Assume that the minimum Zener diode current  $I_{zmin} = 1 \text{ mA}$ ). Compare your calculated result with that from Table 3.

$$V_s = R_s I_s + V_z = (220) \left( 1 + \frac{4.9}{1} \right) \times 10^{-3} + 4.9 = 6.198$$

From table = 7

8- Calculate the value of maximum source voltage ( $V_{Smax}$ ) in Figure 5, for which the greater than this value the Zener diode will reach the maximum power dissipation, (Assume that the maximum Zener diode current  $I_{zmax} = 25 \text{ mA}$ ).

$$V_s = R_s I_s + V_z = 220 \left( 25 + \frac{4.9}{1} \right) \times 10^{-3} + 4.9 = 11.478 \text{ V}$$

10- Calculate the value of the series resistor  $R_{Smin}$  in Figure 5, at  $V_s = 10 \text{ V}$  and  $R_L = 1 \text{ k}\Omega$ . (Assume  $I_{zmax} = 25 \text{ mA}$ ,  $I_{zmin} = 1 \text{ mA}$ )

$$R_{Smin} = \frac{V_s - V_z}{I_L + I_{zmax}} = \frac{10 - 4.9}{\left( \frac{4.9}{1} \right) + 25} \times 10^{-3} = 170.56 \Omega$$

## C-2 Effect of the Load Resistance on the Zener regulator

Table 4

$R_L$ (V)	10K $\Omega$	1K $\Omega$	220 $\Omega$	100 $\Omega$
$V_L$ (V)	5.29	4.57	<del>4.7</del> 4.7	3.04
$I_S$ (mA)	21.87	21.95	23.3	30.7
$I_L$ (mA)	404.04	4.59	21.18	30.7 mA
$I_Z$ (mA)	21.32	16.98	1.49	19.424
$P_Z$ (mW)	112.78	77.54	7.06	0.059 $\times 10^{-3}$

2.5

5- Calculate the minimum value of the load resistance ( $R_{Lmin}$ ) in Figure 5, for which below this value the Zener diode will no longer provide voltage regulation. Verify your calculation experimentally. (Assume  $I_{Zmin} = 1$  mA).

$$V_s = R_s I_s + V_z \rightarrow 10 = 220 \left( 1 + \frac{4.9}{R_L} \right) + 4.9$$

$$R_{Lmin} = 220.9 \Omega$$

6- Explain why the Zener diode stops regulating for certain values of  $R_L$ .


because the value of  $R_L$  control the zener diode, so when  $R_L$  is high the diode will turn on & if  $R_L$  small the zener can't work due to the current passing through it.

7- Calculate the value of the minimum series resistor ( $R_{Smin}$ ) in Figure 5, at no load condition ( $R_L = \infty$ ). (Assume  $I_{Zmax} = 25$  mA).


$$V_s = R_{Smin} I_{Zmax} + V_z \rightarrow R_{Smin} = \frac{V_s - V_z}{I_{Zmax}} = \frac{10 - 4.9}{25 \times 10^{-3}}$$

$$R_{Smin} = 204 \Omega$$

### Part D: The Zener Diode as A diode clipper




3






### Part E: The Zener Diode as A Half Wave Rectifier

Output signal for Figure 7 at  $V_s = 20V_{pp}$



$5 \text{ V/Div}$        $100 \text{ } \mu\text{s/Div}$   
 $V(\min) = -5.2$        $V(\max) = 5.2$

Output signal for Figure 7 at  $V_s = 6V_{pp}$



$1 \text{ V/Div}$        $100 \text{ } \mu\text{s/Div}$   
 $V(\min) = 0$        $V(\max) = 2.2$

2



6- Can we use the Zener diode as a Half Wave Rectifier? Explain your answer by verifying the results you got from step 3 and 4.

..yes... we... can... if... we... make...  $V_o$ ... less...  
 ...then...  $V_o$ ... on... ~~negative~~...  
 negative cycle of source.

1



The University of Jordan  
School of Engineering  
Electrical Engineering Department



# Electronics Lab Report

0903368

$$\frac{28.5}{35} = \frac{12.2}{15}$$

Experiment No.: 5 Student Group #: 1

Experiment Title: Bipolar Junction Transistor char.

Students Name:

- 1) 0124184 محمد أحمد أبو بكر
- 2) 0142679 عبد الله وائل عبد
- 3) 0130189 عبد الحزق مصطفى
- 4) \_\_\_\_\_

**Part-A: BJT terminals identification by using a DMM**

Table 1: BJT Transistor testing records.

DMM leads	(+)x, -y	(+)x, -z	-x, +y	-x, +z	+y, -z	-y, +z
$\mu\epsilon \rightarrow \text{test (V)}$	0.66	0.67	0.L	0.L	0.L	0.L
From the measurements above, summarize the type and terminals of the given BJT.						
Transistor type	Base (B)	Collector (C)	Emitter (E)			
BJT <sub>n</sub>	X	Y	Z			

5

**Part-B Current-Voltage Characteristics of a CE BJT**

$\beta = 221$

8- Calculate the Q-point values ( $I_{BQ}$ ,  $I_{CQ}$  and  $V_{CEQ}$ ) at  $V_{CC} = 15V$  and  $V_{BB} = 2V$ .


$I_C = \beta I_B$   
 $I_C = 221 \cdot 13 \mu A = 2.873 \text{ mA}$   
 $-V_{BB} + I_B R_B - 0.7 = 0 \Rightarrow I_B = \frac{1.3}{100k} = 13 \mu A$   
 $-V_{CC} + I_C R_C + V_{CE} = 0 \Rightarrow V_{CE} = 3.17V$   
 $I_{BQ} = 13 \mu A$   
 $I_{CQ} = 2.873 \text{ mA}$   
 $V_{CEQ} = 3.17V$

9- Find out the Load line equation for the circuit at  $V_{CC} = 15V$ .

$-V_{CC} + I_C R_C + V_{CE} = 0$   
 $I_C = \frac{15 - V_{CE}}{1 \times 10^3} = (15 - V_{CE}) \text{ mA}$


10- From your data in Table 2, plot the experimental output collector characteristics ( $I_C$  vs.  $V_{CE}$ ) at  $V_{BB} = 4V$ . On the same graph:

- Draw the load line.
- Determine the Q-point (Operating Point).
- Determine the 4 regions of operations.



4.5

11- From your data in Table 2, plot the input characteristics ( $I_B$  vs.  $V_{BE}$ ) at  $V_{CC} = 15V$ .



①

$V_{BE}$

Table 2: Common Emitter i-v characteristic records.

$V_{BB}$ (V)	7V	6V	4V	2V	0V	
$V_{CC} = 15V$	$V_{BE}$ (V)	0.7116	0.703	0.677	0.647	0.0051
	$I_B$ ( $\mu A$ )	62.8	53	33.3	11.9	-0.7.0
	$I_C$ (mA)	14.43	13.55	9.05	3.62	0.100
	$V_{CE}$ (V)	0.711	1.42	5.93	11.42	15.015
	$\beta_{DC}$	229	255	272	304	0
$V_{CC} = 12V$	$V_{BE}$ (V)	0.613	0.60	0.59	0.56	-0.0056
	$I_B$ ( $\mu A$ )	64.0	54.2	33.3	13.3	00.1
	$I_C$ (mA)	<del>11.78</del>	<del>11.65</del>	<del>8.76</del>	<del>3.58</del>	-0.11
	$V_{CE}$ (V)	<del>0.33</del>	<del>0.48</del>	<del>3.37</del>	<del>8.45</del>	12.03
	$\beta_{DC}$	184	214	263	269	0
$V_{CC} = 9V$	$V_{BE}$ (V)	0.71	0.70	0.694	0.665	-0.0055
	$I_B$ ( $\mu A$ )	62.13	54.13	32.6	13.2	00.1
	$I_C$ (mA)	8.84	8.81	8.22	3.41	8.95
	$V_{CE}$ (V)	0.166	0.194	0.785	5.55	0.01
	$\beta_{DC}$	<del>141</del>	<del>162</del>	252	??	
$V_{CC} = 6V$	$V_{BE}$ (V)	0.699	0.697	0.694	0.667	0.0054
	$I_B$ ( $\mu A$ )	63.1	52.5	32.9	12.9	00.1
	$I_C$ (mA)	6.61	6	<del>5.95</del>	<del>3.33</del>	0.01
	$V_{CE}$ (V)	0.122	0.1345	<del>0.18</del>	<del>2.8</del>	6.1
	$\beta_{DC}$				??	
$V_{CC} = 4V$	$V_{BE}$ (V)	0.688	0.686	0.683	0.667	0.0047
	$I_B$ ( $\mu A$ )	63.1	53.1	32.6	11.5	00.1
	$I_C$ (mA)	3.82	3.81	3.79	3.12	0.01
	$V_{CE}$ (V)	0.094	0.10	0.125	0.79	3.95
	$\beta_{DC}$					
$V_{CC} = 2V$	$V_{BE}$ (V)	0.669	0.667	0.664	0.658	0.0053
	$I_B$ ( $\mu A$ )	63.3	53.5	32.7	12.4	0.01
	$I_C$ (mA)	1.97	1.95	1.93	1.88	0.01
	$V_{CE}$ (V)	0.068	0.074	0.0914	0.133	2.01
	$\beta_{DC}$					
$V_{CC} = 0V$	$V_{BE}$ (V)	0.598	0.58	0.55	0.472	0.0047
	$I_B$ ( $\mu A$ )	63.9	54	34.4	14.7	0.0
	$I_C$ (mA)	0.12	0.11	0.10	0.04	0.01
	$V_{CE}$ (V)	0.009	0.013	0.03	0.085	0.14
	$\beta_{DC}$					

Bread Board

1.5

B

0.01

12- From the experimental current values?

when increasing collector current the  $\beta_{DC}$  decreasing

13- From your data in Table 2, what are the measured values for both  $V_{BE}(SAT)$  and  $V_{CE}(SAT)$ .

$V_{BE}(sat) \rightarrow 0.7116$   
 $V_{CE}(sat) \leq 0.2V$

14- On the basis of the measurements you made, what material is the transistor made of? How did you arrive at this conclusion?

$V_f = 0.7V \rightarrow$  Silicon

15- Explain how the CE characteristics would be different if  $\beta$  were increased?

$I_C = \beta I_B$  when  $\beta \uparrow$   $I_C \uparrow$  increasing  
 $-V_{CC} + I_C R_C - V_{CE} = 0$   $V_{CE}$  decreasing

16- Explain qualitatively how the CE input characteristics would be affected by a decrease and increase in temperature.

$\uparrow$  Temperature  $\rightarrow \uparrow \beta$   $I_C \uparrow \rightarrow \downarrow V_{CE}$   
 $\downarrow$  Temp  $\rightarrow \downarrow \beta$   $\downarrow I_C \rightarrow \uparrow V_{CE}$

17- According to the reading in Table 2, what is the value of the supply  $V_{BB}$  that makes the transistor enters saturation directly using  $V_{CC} = 15V$ .

According to the Table value  
to sat mode according to the value in table

18- The metal case of the given transistor represents what terminal? B, C, or E? why?

collector using continuity test and applying at each mode [C, E, B] among the case

1.5


19- If we used a PNP transistor instead of a NPN, what modifications should you make on the circuit give in Figure 5? What about voltages and currents? Answer with full details

- 1) change the polarity of two sources  $V_{ce}$ !  $V_{BB}$
- 2) change polarity for voltmeter to measure  $V_{EB}$ ,  $V_{EC}$
- 3) change polarity for ammeter.

3



The University of Jordan  
 School of Engineering  
 Electrical Engineering Department



# Electronics Lab Report

0903368

Handwritten calculations:  
 $\frac{42}{47}$   
 $\frac{13.4}{15}$

Experiment No.: 6 Student Group #: 1

Experiment Title: BJT Biasing & Applications

Students Name:

- 1) 0142679 مس (ف) والى مس
- 2) 0130189 عبدالرحمن ممد
- 3) 0124484 محمد احمد
- 4) \_\_\_\_\_



Bipolar Junction Transistor Biasing and Applications

PART A: BJT Common-Emitter AC Amplifier


Table 1

DC parameters for single base resistor biasing circuit in Figure 3						
BJT BC107	$V_{cc}$ (V)	$V_{ceq}$ (V)	$I_{BQ}$ ( $\mu$ A)	$I_{CQ}$ (mA)	$V_{BE}$ (V)	$\beta_{dc}$
	15	11.3	30.4	3.44	0.70	21
BJT BC108	$V_{cc}$ (V)	$V_{ceq}$ (V)	$I_{BQ}$ ( $\mu$ A)	$I_{CQ}$ (mA)	$V_{BE}$ (V)	$\beta_{dc}$
	15	4.48	29	9.56	0.68	376

DC parameters for voltage divider biasing circuit in Figure 4

BJT BC107	$V_{cc}$ (V)	$V_{ceq}$ (V)	$I_{BQ}$ ( $\mu$ A)	$I_{CQ}$ (mA)	$V_{BE}$ (V)	$\beta_{dc}$
	15	8.22	178.26	13.01	0.70	84
BJT BC108	$V_{cc}$ (V)	$V_{ceq}$ (V)	$I_{BQ}$ ( $\mu$ A)	$I_{CQ}$ (mA)	$V_{BE}$ (V)	$\beta_{dc}$
	15	4.84	185.10	9.30	0.7454	328

Table 2



$$A_{0s} = \dots \left( \frac{2.8 \times 20 \times 10^3}{1.4 \times 50 \times 10^3} \right)$$

1.5

1.2

12- Compare the results in Table 1 for the two circuits with different BJT part numbers in Figure 3 and Figure 4. Which one is better than the other? Explain in full details.

Figure 4 is better than Figure 3. 4 is more stable than 3 due to  $R_B \approx (1+\beta) R_E$  close to Figure 4.  $R_B \approx (1+84)(100) \rightarrow$  stable value.  $(77)(10)k \rightarrow 8500 \Omega \rightarrow 8780 \Omega$ .

13- Why choosing  $V_{CE} \approx 7.5V$  at the middle of the forward active region will be the best choice for a voltage amplifier? Explain.


It's half of  $V_{CC} = 15$  that gives us large swing area for Amp. and good clipping equal for both side almost symmetry.

14- What is the value of  $r_\pi$  (use the value of  $I_{BQ}$  you measured in step 2)? How can you measure it in the Lab?

For 107 TR:  $r_\pi = \frac{V_T}{I_{BQ}} = \frac{0.026}{300 \mu A} = 85.26 \Omega$   
 For 108 TR:  $r_\pi = \frac{0.026}{290 \mu A} = 89.65 \Omega$   
 Use ohmmeter on base of emitter terminal.

**Part B: Common-Collector (Emitter follower)**

Table.3



5- Compare between the two types of circuits (CE and CC) in terms of  $A_v$ ,  $R_i$ ,  $R_o$  and  $\phi$  (phase shift between the input and the output signals). You just need to fill the table with either high or low.

	$A_v$	$R_i$	$R_o$	$\phi$
Common Emitter (CE)	$A_v > 1$	high	high	$180^\circ$
Common Collector (CC)	$A_v \leq 1$	high	low	$0^\circ$

**PART-C : BJT Switching Device**

Table 4

	$V_{IN}(V)$	$V_O(V)$	$I_C(mA)$
$R_B = 4.7k\Omega$	0.0	4.958	0.01
	0.7	<del>4.60</del>	0.06
	1.0	<del>4.25</del>	2.81
$R_C = 1k\Omega$	3.0	<del>0.135</del>	4.82
	5.0	<del>0.1</del>	4.84

4.7k  
47000

5

\*

4- Set the DC supply back to zero ( $V_{IN}$  to 0.0V), then increase it slowly using the fine tuning knob until  $V_O = V_{CE(SAT)}$ , record the reading of the DC supply in the answer sheet.

~~0.8~~ 0.8

5- Calculate the minimum value of  $V_{IN}$  for which the BJT will start to enter the saturation region. Compare your result with that in question 4 (use  $\beta$  that you got from Part-A).

$$V_O = V_{CC} - I_C R_C$$

$$0.112 = 5 - (\frac{I_C}{\beta}) \times (1k)$$

$$I_C = 4.888 \text{ mA}$$

$$I_B = \frac{I_C}{\beta} = \frac{4.888 \text{ mA}}{328} = 0.0149 \text{ mA}$$


$$V_{IN} = I_B R_B + V_{BE} = 0.077 + 0.7 = 0.77 \approx 0.8$$

6- Verify the two regions of the BJT in the switch circuit according to your reading.

$V_{IN} < 0.8$  cutoff

$V_{IN} > 0.8$  saturation

8- Sketch the Voltage Transfer Characteristics (i.e.  $V_O$  vs.  $V_{IN}$ ).



3

$V_{IN}(V)$

**PART-D: Logic Circuit**  
**1) Inverter circuit:**

Table 5

$V_{IN}(volt)$	$V_O(volt)$
0	<del>0.003</del> 4.94
5	<del>0.204</del> 0.1132

3- Verify your results by explaining what happen to the transistor in each case.

$V_{in} = 0 \rightarrow$  cut off  $I_c = 0 \rightarrow V_o = V_{cc}$   
 $V_{in} = 5 \rightarrow$  on  $I_c \neq 0 \rightarrow$  voltage drop on  $R_c$

**2) Nor Gate Circuit**

$-5 + I_c R_c + V_{ce0} \rightarrow V_o$  small value,  
 $I_c = 9.896mA$

Table 6


$V_1(volt)$	$V_2(volt)$	$V_O(volt)$
0	0	<del>0.003</del> 4.9
0	5	<del>0.055</del> 0.0293
5	0	<del>0.155</del> 0.049
5	5	<del>0.003</del> 0.033

5- Verify your results by explaining what happen to the transistor in each case.

①  $V_1$  &  $V_2 = 0 \rightarrow I_c = 0 \rightarrow V_o = V_{cc}$   
 ②  $V_1 = 0, V_2 = 5$  or  $V_1 = 5, V_2 = 0$   $I_c$  not zero, voltage drop on  $R_c$ ,  $V_o = V_c - I_c R_c$   
 ③  $V_1 = 5, V_2 = 5$  same as last one  
 ④  $V_1 = 5, V_2 = 5$  same as ③ explain before


6- What circuit modification can you do to get OR gate from the same circuit shown in Figure 6. You must use the minimum number of components.

Ans. 2 Transistor & 2 base resistor & 1 emitter resistor





The University Of Jordan  
 School of Engineering  
 Electrical Engineering Department



# Electronics Lab Report

0903368

Experiment No.: 7 Student Group: 4

Experiment Name: MOSFET Applications

Students Name:

- 1) 0124594 محمد الجورني
- 2) 0145185 محمد عبد الله
- 3) 0142629 محمد عبد الله
- 4) \_\_\_\_\_

$\frac{27}{29}$   $\frac{14}{15}$

### B-3 Common-Drain (Source-Follower) Amplifier


4- Note the phase shift between output and input voltages, is the amplifier inverting or non-inverting?

~~Not inverting~~ (1)

5- Compare between the CS and CD amplifiers in terms of  $A_v$ ,  $\phi$ .

	$A_v$ (voltage gain)	$\phi$ (phase shift)
Common Source (CS)	<del>20</del> $\gg 1$	<del>180^\circ</del>
Common Drain (CD)	<del>0.98</del> $\leq 1$	<del>0^\circ</del>

(2)



(1)

# Metal Oxide Semiconductor Field Effect Transistor (MOSFET) Characteristics, Biasing, and Applications

## Part-A Current-Voltage Characteristics of a CS MOSFET A-1 : $I_D$ versus $V_{GS}$ Characteristic


Table 1

$V_{GG}$ (V)	0.0	1	1.5	2	2.5	3	3.5	3.7	3.8	3.9	4
$I_D$ (mA)	0	0	0	0.14	0.6	1.69	2.4	2.8	2.9	2.9	2.9

6- From the results in Table 1, what is the value of threshold voltage  $V_{TN}$ ?

2.8 V

7- From your data in Table 1, plot the experimental input characteristics ( $I_D$  vs.  $V_{GS}$ ), and determine  $V_{TN}$  on the plot




## A-2 : $I_D$ versus $V_{DS}$ Characteristic

Table 2

$V_{DD} \downarrow$	$V_{GG}(V)$	6	5	4
12V	$I_D$ (mA)	6.19	4.29	2.26
	$V_{GS}$ (V)	2.97	3	3.02
	$V_{DS}$ (V)	2.95	5.44	8.56
9V	$I_D$ (mA)	6.23	4.16	2.22
	$V_{GS}$ (V)	3.06	3	3.02
	$V_{DS}$ (V)	4.62	6.18	<del>7.89</del> 7.89
6V	$I_D$ (mA)	<del>6.48</del> 6.48	4.24	2.31
	$V_{GS}$ (V)	3.08	3.0	2.99
	$V_{DS}$ (V)	2.40	3.18	4.51
3V	$I_D$ (mA)	4.46	4.21	2.28
	$V_{GS}$ (V)	3.94	3.03	2.96
	$V_{DS}$ (V)	0.91m	0.21m	1.51
0V	$I_D$ (mA)	4m	9.2m	8.2m
	$V_{GS}$ (V)	6.1	5.2	4.2
	$V_{DS}$ (V)	0.11	0.11	0.11

7.5

10- From your data in Table 2, plot the experimental output characteristics ( $I_D$  vs.  $V_{DS}$ ) when  $V_{GG} = 4$  volt, draw the load line, determine the regions of operations, and determine the Q-point (operating point).






**PART-B MOSFET AC Amplifier Device**  
**B-1 Common-Source Amplifier with Source Resistor ( $R_s$ )**

Table 3

$V_{DD}$ (V)	$V_{DSQ}$ (V)	$V_{GSQ}$ (V)	$I_{DQ}$ (mA)
12	7.98	2.98	2.78




7- Note the phase shift between output and input voltages, is the amplifier inverting or non-inverting?

Inverting (1  $\rightarrow$  0, 0  $\rightarrow$  1) (1)

**B-2 Common-Source Amplifier without Source Resistor ( $R_s$ )**

4- What happen to the Voltage Gain when adding the capacitor parallel to  $R_s$ ? Explain the effect of  $R_s$ .

(1) It increases the gain since the capacitor will stabilize the Q-point. if there's no capacitor, the AC analysis gain will dramatically decrease by pass the effect of AC analysis.





The University of Jordan  
School of Engineering  
Electrical Engineering Department



# Electronics Lab Report

0903368

Experiment No.: 9

Student Group: 4

Experiment Name: Operational Amplifier Applications (1)

Students Name:

1) 0142629 يوسف صالح زواوي

2) 0145185 مكي حجاب

3) 0155223 سوسى عبد الحكيم

4) \_\_\_\_\_


$$\frac{23}{24} = \frac{14.4}{15}$$

Operational Amplifier Applications (1)

Part A: The Inverting amplifier circuit

3-

CH1  $\Rightarrow$  IV (input)  
CH2  $\Rightarrow$  IV (output)



4- Calculate the voltage gain  $A_v$ .

$$A_v = \frac{4.28}{2.04} = 2.098$$

5- What is the phase shift between the input and the output signals?

$$\phi = 180^\circ$$


6- Increase the function generator amplitude until the output signal start to clip, read the value of the input voltage that saturate the op-amp and find the maximum value of the output voltage.

$$V_{pp} \text{ i/p} = 3V$$

$$\text{sat up/down} = 3.8V \text{ down} = 3V$$

Part B: The Non - Inverting amplifier circuit

3-



CH#1  $\Rightarrow$  1V  
CH#2  $\Rightarrow$  1V

4- Calculate the voltage gain  $A_v$ .


~~$A_v = \frac{4.56}{2.08}$~~   $A_v = \frac{4.56}{2.08} = 2.192$

5- What is the phase shift between the input and the output signals?

zero ✓ (1)

Part C: The Voltage Follower circuit

3-



CH#1  $\Rightarrow$  1V  
CH#2  $\Rightarrow$  1V

4- Increase the input voltage amplitude to  $3V_{p-p}$ ,  $8V_{p-p}$  and measure the output voltage. Comment on your readings.

$\rightarrow$  output of  $3V_{p-p} \Rightarrow V_{input} = 2.92V \Rightarrow V_{out} = 2.92V$

...when increase to  $8V_{p-p}$ ... the output same the input (follower ckt)

but when increase to  $8V_{p-p}$  the output cut on the upper

in lab  $\Rightarrow V_{p-p}(input) = 8.08V, V_{p-p}(output) = 7.68V$  (2)

$\Rightarrow$  When increase input the output increase still arrive to  $(V_{sat} - V_{sat})$   
(Lippe the output)

in lab

5- Calculate the voltage gain  $A_v$ .

$3V_{ref} \Rightarrow \frac{2 \cdot 0.2}{2 \cdot 0.2} = 1$  (1)


$8V_{ref} \Rightarrow \frac{7.68}{8.08} = 0.95$

6- What is the phase shift between the input and the output signals?

Zero (1)

**Part D: The Comparator circuit**


$V_{ref} = 0V$



CH#1  $\Rightarrow$  2V  
CH#2  $\Rightarrow$  2V

(1)

$V_{ref} = 2V$




CH#1  $\Rightarrow$  2V  
CH#2  $\Rightarrow$  2V

(1)

5- Does the output signal differ when  $V_{ref} = 0V$  from that when  $V_{ref} = 2V$ ? Explain.


Yes, when change  $V_{ref}$  the point of comparator change and duration (amplitude) also change. in  $V_{ref} = 0 \Rightarrow$  same duration.  $V_{ref} = 2 \Rightarrow$  different duration (1)

**Part E: The Summing Amplifier (Adder) circuit**



CH#1  $\Rightarrow$  1V  
CH#2  $\Rightarrow$  1V

(1)



CH#1  $\Rightarrow$  2V  
CH#2  $\Rightarrow$  2V


(1)

5- Explain what happens.

We are ~~not~~ add the (DC) voltage to (AC) voltage (shift up) and then we are reflected about x-axis (the AC connected in (+ve) part of op-amp) / Note when  $V_{p-p} = 8V$  the output clips due to  $V_{sat}$

**Part F: The Difference Amplifier (Subtractor) circuit**

CH#1  $\rightarrow$  1V  
CH#2  $\rightarrow$  1V



(1)

CH#1  $\rightarrow$  2V  
CH#2  $\rightarrow$  2V



(1)

5- Explain what happens.

We are subtract (DC) source from (AC) source. When  $V_{p-p} = 8V$  the output are clipped. without reflected (the (AC) voltage connected on (+ve) part of op-amp)

(2)