

Embedded Notes By: Asma Hakouz



Getting Started with Embedded Systems

Chapter 1
Sections 1-6

Dr. Iyad Jafar

Outline

- What is an Embedded System?
- The Essence of Embedded Systems
- Embedded systems examples
- Some Computer Essentials
- Microprocessors vs. Microcontrollers
- The PIC Microcontroller
- The PIC 12 Series as an Example

What is an Embedded System?

- An embedded system is a computer system that is
 - designed to perform <u>one or a few</u> dedicated functions often with <u>real-time computing</u> constraints
 - embedded as part of a complete device often including hardware and mechanical parts.
- By contrast, a general-purpose computer, such as a personal computer, is designed to be flexible and to meet a wide range of end-user needs.

3

Input Variables Link to other systems User Interaction Output Variables Link to other systems

The Essence of Embedded Systems

- Characteristics
 - Microcontroller or DSP based
 - Software driven
 - Reliable
 - Real-time control system
 - Autonomous / human interactive / network interactive
 - Operate on diverse input variables and in diverse environments


5

Examples

- Automotive
- Avionics/Aerospace/Defence
- Industrial Automation
- Telecommunications
- Consumer Electronics & Intelligent Homes & Retail (Thin Clients/POS)
- Scientific & Medical Equipment
- Computer peripherals




Examples



 The refrigerator is required to maintain low temperature by reading the current value and controlling the compressor accordingly


Examples



 Different sensors in the car door produce signals that are of great importance when integrated with the rest of the car functionality


9

Examples




The Electronic 'ping-pong'

Examples



- The Derbot Autonomous Guided Vehicle
- More sensors and powerful microcontroller


Examples



The Derbot Autonomous Guided Vehicle

12


Embedded Systems Market



Source: BCC research http://www.bccresearch.com

13


Embedded Systems Market



Source: BCC research http://www.bccresearch.com

Some Computer Essentials

Elements of a Computer




Some Computer Essentials

Memory Organization

The Von Neumann Architecture

- One address bus and one data bus
- I/O may be also connected to these busses
- Simple and logical architecture, however
 - Same memory width for instruction and data ?!
 - Shared busses ?!




Some Computer Essentials

Memory Organization

The Harvard Architecture

- Separate address and data bus for program memory and data memory
- More flexibility;
 - Different memory width
 - Simultaneous access of data and program memories
- Complex ?!



17

Some Computer Essentials Instruction Sets

- Every CPU has a set of instructions that it can recognize and execute
- There are different approaches in designing instructions for the CPU in attempt to speed up program execution
 - CISC (Complex Instruction Set Computers)
 - Many instructions and addressing modes
 - Instructions have different levels of complexity (different size and execution time)
 - Relatively slow
 - Shorter programs
 - RISC (Reduced Instruction Set Computers)
 - Few instructions and addressing modes
 - Simple instructions of fixed size
 - Relatively fast
 - Longer programs

Some Computer Essentials

Memory Types

- Volatile
 - Holds its contents as long as power is ON
 - Used as temporary <u>storage to hold data</u>
 - Easy to write
 - RAM

Non-volatile

- Retains its values on power out
- More difficult to write in terms of time and power
- In embedded systems, it is <u>usually used to store programs</u>
- ROM


19

Microprocessors and Microcontrollers

- First microprocessors in the 1970s
 - The computer CPU on a single chip
 - Initially, memory and I/O interfacing outside the CPU
 - As technology evolved, the microprocessor became more self-contained, powerful, and faster
- A special category of microprocessors emerged
 - Microcontrollers
 - Intended for control purposes
 - No high computational power, huge memories, or high speed is required
 - Has excellent I/O capabilities
 - Small, low cost, and self contained


Microprocessors and Microcontrollers


A generic microcontroller



Microprocessors and Microcontrollers

- Microcontroller Families
 - Different families with <u>each family built around the same core</u>
 - Family members differ in memory size and peripheral capabilities






21

Microprocessors and Microcontrollers

- Microcontroller Packaging
 - Plastic packaging
 - Pins for I/O, clock, communication, and Power.
 - The number of pins usually determines the size of the chip




23

Microchip and the PIC Microcontrollers


- Peripheral Interface Controller (PIC) was originally a design by General Instruments intended for simple control applications
- In the late 1970s, GI introduced PIC® 1650 and 1655
 - Standalone design
 - RISC with 30 instructions
 - Single working register (accumulator)
 - Many attractive features
- PIC was sold to Microchip

Microchip and the PIC Microcontrollers



25

Microchip and the PIC Microcontrollers



Microchip and the PIC Microcontrollers

PIC Families

PIC Family	Stack Size (words)	Instruction Word Size	No. of Instructions	Interrupt Vectors
12CX/12FX	2	12- or 14-bit	33	None
16C5X/16F5X	2	12-bit	33	None
16CX/16FX	8	14-bit	35	1
17CX	16	16-bit	58	4
18CX/18FX	32	16-bit	75	2


 Example: the 16C84 was the first of its kind built using CMOS technology. It was later reissued as 16F84A incorporating flash memory and other technological features


Microchip and the PIC Microcontrollers

- PIC Characteristics
 - Low-cost
 - Self-contained
 - 8-bit
 - Harvard architecture
 - RISC
 - Pipelined
 - Single accumulator (the working or W register)
 - Fixed reset and interrupt vectors

The PIC 12 Series

- PIC 12F508/509
- F: Flash memory
- The smallest and simplest PIC





Key

V_{DD}:

Power supply

V_{SS}:

Ground

V_{PP}:

Programming voltage input

MCLR:

Master clear

OSC1, OSC2:

Oscillator pins

CLKIN:

External clock input


GP0 to GP5:

General-Purpose input/output pins (bidirectional except GP3)

CSPDAT: CSPCLK:

In-Circuit Serial Programming™ data pin. In-Circuit Serial Programming™ clock pin.





Summary

- An embedded system has one or more computers embedded within it that perform control operations
- A microcontroller is at the heart of embedded systems. It is basically a microprocessor with extended I/O capabilities
- Microchip is one of the popular vendors for a large variety of microcontrollers with different features

Introducing the PIC 16 Series and the 16F84A

Chapter 2
Sections 1-8

Dr. Iyad Jafar

Outline

- Overview of the PIC 16 Series
- An Architecture Overview of the 16F84A
- The 16F84A Memory Organization
- Memory Addressing
- Some Issues of Timing
- Power-up and Reset
- The 16F84A On-chip Reset Circuit

Overview of the PIC 16 Series


- The PIC 16 series is classified as a mid range microcontroller
- The series has different members all built around the same core and instruction set, but with different memory, I/O features, and package size

3

Device number	No. of pins*	. Clock speed	Memory (K = Kbytes, i.e. 1024 bytes)	Peripherals/special features
16F84A	18	DC to 20 MHz	1K program memory, 68 bytes RAM, 64 bytes EEPROM	1 8-bit timer 1 5-bit parallel port 1 8-bit parallel port
16LF84A	As above	As above	As above	As above, with extended supply voltage range
16F84A-04	As above	DC to 4 MHz	As above	As above
16F873A	28	DC to 20 MHz	4K program memory 192 bytes RAM, 128 bytes EEPROM	3 parallel ports, 3 counter/timers, 2 capture/compare/PWM modules, 2 serial communication modules, 5 10-bit ADC channels, 2 analog comparators
16F874A	40	DC to 20 MHz	4K program memory 192 bytes RAM, 128 bytes EEPROM	5 parallel ports, 3 counter/timers, 2 capture/compare/PWM modules, 2 serial communication modules, 8 10-bit ADC channels, 2 analog comparators
16F876A	28	DC to 20 MHz	8K program memory 368 bytes RAM, 256 bytes EEPROM	3 parallel ports, 3 counter/timers, 2 capture/compare/PWM modules, 2 serial communication modules, 5 10-bit ADC channels, 2 analog comparators
16F877A	40	DC to 20 MHz	8K program memory 368 bytes RAM, 256 bytes EEPROM	5 parallel ports, 3 counter/timers, 2 capture/compare/PWM modules, 2 serial communication modules, 8 10-bit ADC channels, 2 analog comparators

The general Pin-out for PICIEF84A:

An Architecture Overview of the 16F84A



• 18 Pins / DC to 20MHz / 1K program Memory/ 68 Bytes of RAM / 64

Bytes of EEPROM / 1 8-bit Timer / 1 5-bit Parallel Port / 1 8-bit Parallel

Port | Electrically Erasa ble Programmable ROM:

Port | Electrically Erasa ble Programmable ROM:

Used to store data permenantly (even when we turn off the system)

An Architecture Overview of the 16F84A for PICIEF844 we only need 10-bits to address all mem. locations (IK) but this (13) is for (PICF16) Family in general (addresses &K locations) Program Counter **EEPROM Data Memory** SRAM Program Memory non-volatile EEPROM memory. 8 Level Stack **EEDATA** Data Memory 64 x 8 1K x 14 (13-bit) Program 8 RAM Addr EEADR Addr Mux Instruction Register SRAM Indirect **TMRO** Direct Addr Counter/Timer Addr 'Timer0' FSR reg RP0 RA4/TOCK STATUS reg imer O Clock input. Port A MUX I/O Ports 8 ALL Control RA3:RA0 Timing **RB7:RB1** W rea Generation Port B RB0/INT MCLR OSC2/CLKOUT VDD, VSS OSC1/CLKIN


The PIC 16F84A ALU and Working Register

Arithmetic & Logic Unit

- 8-bit ALU
- Supports 35 simple instructions
- Input operands are
 - The working register
 - Content of some file register or a literal
- The result is stored in Working register or in a File register

The Working Register


- Inside the CPU
- For many instructions, it can be chosen to hold the result of the last instruction executed by the CPU



7

The PIC 16F84A Memory Organization

• Program Memory and Related Units 1 × 14 = (1024 × 14) bits



			the address of the naddresses not data	
		tile) memory.		stack
* My program	must stav	t ad 0000 H	; since this is the c	iddress the
the PIC will	first consult	upon power-	op.	STEENSON PRODUCTION OF THE PRO
address or in	rogram; at counter studion pointer.	least 10-bits wi	dth. (for PICIEF84A)	
* TR (Tustruction instruction 14-bits	ion Register	: stores the iu	astruction being e	recuted.
Sfrom the program	memory.			

The PIC 16F84A Memory Organization

Program Memory

- 1K x 14 Bits
- Address range 0000H 03FFH
- Flash (nonvolatile)
- 10000 erase/write cycles
- Location 0000H is reserved for the reset vector
- Location 0004H is reserved for the Interrupt Vector

Program Counter

Holds the address of the instruction to be executed (next instruction)

Stack

- 8 levels (each is 13 bits)
- SRAM (volatile)
- Used to store/load the return address with instruction like CALL, RETURN,RETFIE, and RETLW (interrupts and subroutines)

Instruction Register

· Holds the instruction being executed

The PIC 16F84A Memory Organization

The Configuration Word (used to store some data to configure the Microcontroller.

- A special part of the program memory (beyond 8k)
 Ox 2007
- Allows the user to configure different features of the microcontroller at the time of program download and is not accessible within the program or while it is running

R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u	R/P-u
CP	CP	CP	CP	CP	CP	CP	CP	CP	CP	PWRTE	WDTE	F0SC1	F0SC0
oit13	-					т							bitO
it 13-4		1 = Co	ode Prote de prote program	ction dis	abled	e protec	ted 🥕	to p	gevent	anyo	ne from	un acce	esing you
oit 3		1 = Po	E: Powe wer-up T wer-up T	imer is	disabled			4	e R/F	Su:	r the (-) is th	ne default
oit 2		1 = WE	Watchd T enabl T disab	ed	r Enabl	e bit		-	P: 40	n be r	write	e oni	+ only
oit 1-0		11 = R 10 = H 01 = X	I:FOSC(C oscilla S oscilla T oscilla P oscilla	tor tor tor	ator Sele	ection bi	ts	-	program: it	rammin ts value ser-de	g. eat s efined	start-	up is

The PIC 16F84A Memory Organization

Data Memory and Special Function Registers (SFRs)


- SRAM (volatile)
- eank selection
- Banked addressing
- 80h > 1000 0000 Bank1


Special Function Registers SFRs

- Locations 01H-0BH in bank 0 and 81H-8BH in bank 1
- Used to communicate with I/O and control the microcontroller operation
- Some of them hold I/O data

General Purpose Registers

- Addresses OCH 4FH (68 Bytes)
- Used for storing general data






The PIC 16F84A Memory Organization Special Function Registers (SFRs) Address Bank 0 Address Bank 1 INDF: Data memory contents by indirect addressing 00h INDF frequently TMRO: Timer counter TMRO 01h OPTION RE 81h used PCL: Low order 8 bits of program counter Reg. 02h PCL+ 82h STATUS: Flag of calculation result accessing 83h 03h both ozh FSR: Indirect data memory address pointer 282 his 04h 84h PORTA: PORTA DATA I/O the same 05h 85h PORTB: PORTB DATA I/O Since both 06h 86h are PCL EEDATA: Dtata for EEPROM. 07h Unimplemented 87h (when you EEADR: Address for EEPROM access 824 88h 160 PCLATH: Write buffer for upper 5 bits of the program counter you redirected 19th EEADH EECON2 89h INTCON: Interruption control to 92h). OAh 8Ah OPTIN REG: Mode set thus, we INTEGEN. 8Bh 0Bh don't need a bank TRISA: Mode set for PORTA selection Och - 4Fh TRISB: Mode set for PORTB GPR 8Ch - CFh bit here. EECON1: Control Register for EEPROM EECON2: Write protection Register for EEPROM

The PIC 16F84A Memory Organization

Special Function Registers (SFRs) interacting with peripherals



File Registers

GPR

General Purpose

Special Function

Reg.

M-C related I/O & prepherals

(INTCON)

(STATUS)

data Control

The PIC 16F84A Memory Organization

- Data Memory Addressing
 - For PIC 16F84A, the address of any memory location (File Register is 8 bits
 - One bit is used to select the bank
 - Seven bits to select a location in the bank
 - Bank selection is done through using <u>bits 5 and 6 of the STATUS</u> registers (RPO and RP1)
 - For the 16F84A, only RPO is needed since we have two banks
 - In general, two forms to address the RAM (File Registers)
 - Direct addressing the 7-bit address is part of the instruction + bank selection

bit (s) from

Status Reg


- Indirect addressing
 - the 7-bit address is loaded in lower 7 bits of the File Select Register (FSR, 04H)
 - Bank selection is done using the <u>most significant bit of FSR</u> and the IRP bit in the STATUS register

G if more than 2 banks are used.

14

The PIC 16F84A Memory Organization

Data Memory Addressing



The PIC 16F84A Memory Organizat

- Data Related
 - EEPROM Data Memory
 - 64 bytes Non-volatile
 - 10 000 000 erase/write cycles
 - Used to store data that is likely to be needed for long term
 - Oaddress Operation is controlled through EEDATA (08H), EEADR (09H), EECON1 3 Pata (88H), and EECON2 (89H) SFRs 3 A/W bi

EEPROM Data Memory

17 EEADR

unicote

EEDATA non-voladile

- To read a location
 - store the address in EEADR and set the RD bit in EECON1
 - data is copied to EEDATA register
- To write to a location
 - data and address are placed in EEDATA and EEADR, respectively
 - enable writing by setting the WREN bit in EECON1 SFR
 - store 55H then AAH in EECON2
 - commit writing by enabling the WR bit
 - Once the write is done, the EEIF flag is set in EECON1.

long procedure for protection to prevent Writing by mistake.

The PIC 16F84A Memory Organization

The EECON1 Register (88H)

U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
-			EEIF	WRERR	WREN	WR	RD

> Programmer.

bit 7-5 Unimplemented: Read as '0'

bit 4 EEIF: EEPROM Write Operation Interrupt Flag bit

1 = The write operation completed (must be cleared in software)

0 = The write operation is not complete or has not been started

bit 3 WRERR: EEPROM Error Flag bit

1 = A write operation is prematurely terminated

(any MCLR Reset or any WDT Reset during normal operation)

0 = The write operation completed

bit 2 WREN: EEPROM Write Enable bit

1 = Allows write cycles

0 = Inhibits write to the EEPROM

bit 1 WR: Write Control bit

1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

1 = Initiates an EEPROM read RD is cleared in hardware. The RD bit can only be set (not


cleared) in software.

0 = Does not initiate an EEPROM read


Some Issues of Timing

The Clock

- The microcontroller is made up of combinational and sequential logic.
 Thus, it requires a clock!
- Clock a continuously running fixed frequency logic square wave
- <u>Timers, counters, serial communication functions are also dependent</u> on the clock
- Operating frequency has direct impact on power consumption
- Every microcontroller has a range for its clock → w hy? (next slide).



10



Some Issues of Timing

Instruction Cycle

- The main clock is divided by a fixed value (4 in the 16 series) into a lower-frequency signal
- The cycle time of this signal is called the instruction cycle
- The primary unit of time in the action of processor

Clock frequency	Instruction cycle				
	Frequency	Period			
20 MHz	5 MHz	200 ns			
4 MHz	1 MHz	1 μs			
1 MHz	250 kHz	4 μs			
32.768 kHz	8.192 kHz	122.07 μs			

if Fosc = 20MHz : freq. of the oscilator	
Tose = 1 = 0.5 pt sec.	
but in data sheet instruction's execution rate	is 20 M
Since in PIC Microcontrollers ou common do	
devices use a clock derivated from the such as CPU which needs UK rate =	
	ethis is called instructions f
Tay = 4; instruction Cycle Fosc	

Some Issues of Timing

Pipelining


- Every instruction in the computer has to be fetched from memory and then executed. These steps are usually performed one after another
- The CPU can be designed to fetch the next instruction while executing the current instruction. This improves performance significantly!
- This is called Pipelining
- All PIC microcontrollers implement pipelining (RISC+Harvard make it easy)
 by this we improved the





Time


Power-up and Reset

- On power-up, the microcontroller must start to execute the program stored in the program memory from its beginning (address 0000H)
- A specialized circuit inside the microcontroller detects this and is responsible for putting the microcontroller in the reset state:
 - the program counter is set to zero
 - the SFRs are set such that the peripherals are in safe and disabled
- Another way to put the microcontroller in the reset state is to apply logic zero to the Master Clear input (MCLR)










wot module : interupt -	timer (Watch D	og timer)
-once it	reaches its m	aximum, it resets the Mcontroller (overflow)
	figurable by 4	ne programmer (from the configuration
* Mountroller can enter	reset loased	d on other factors than vop & MCLE
- V op & MCLR; ext	ernal reset src	Z absence of those will get the .) Montroller out of the reset.
* Where can we adj		
		ystal oscilator is connected.
		is defined from Fosco & Fosc1
bits in the		
Fosco	Fosc1 OSTE	
7	0	
0		OSTE = F, F2
	0	AND



Summary

- The PIC 16F84A series is a diverse and cost effective family of microcontrollers
- The PIC 16F84A is pipelined RISC processor with Harvard architecture
- The PIC 16F84A has three different memory types
- An important memory area is the Special Function Register area which act as link between the CPU and peripherals
- Reset operation must be understood for proper operation of the microcontroller

25

Starting to Program

Chapter 4
Sections 1-4, 10

Dr. Iyad Jafar

Outline

- Introduction
- Program Development Process
- The PIC 16F84A Instruction Set
- Examples
- The PIC 16F84A Instruction Encoding
- Assembler Details
- Sample Programs

2

Introduction

- Every computer can recognize and execute a group of instructions called the *Instruction Set*
- These instruction are represented in binary (machine code)
- A program is a sequence of instructions drawn from the instruction set and combined to perform specific operation
- To run the program:
 - It is loaded in binary format in the system memory
 - The computer steps through every instruction and execute it
 - Execution continues unless something stops it like the end of program or an interrupt

How to Write Programs

Machine code

- Use the binary equivalent of the instructions
- · Slow, tedious, and error-prone

00 0111 0001 0101

Assembly

- · Each instruction is given a mnemonic
- A program called Assembler converts to machine code
- · Rather slow and inefficient for large and complex programs


addw NUM, w

High-level language

- Use English-like commands to program
- A program called Compiler converts to machine code
- · Easy !! The program could be inefficient!

for (i=0; i<10; i++) sum += a[i];


Program Development Process



compiler:- step high-level -> Assembly -> machine high-level -> Assembly -> machine


1

The PIC 16 Series ALU



The PIC 16 Series Instruction Set

- 35 instructions !!! RISC (check Appendix 1 for the instruction set of PIC 16 series.)
- The binary code of the instruction itself is called the Opcode
- Most of these instruction operate/use on values called Operands (ranging from no operands to two)
- Three categories of instructions
 - Byte-oriented file register operations
 - 2. Bit-oriented file register operations
 - 3. Literal and control operations
- Type of operations
 - 1. Arithmetic
 - 2. Logic
 - 3. Data movement
 - 4. Control
 - 5. Misc



6

TABLE A1.1 PIC 16 Series Instruction Set Summary

Mnemonic, operands					14 Bit	opcode		Status	Notes
		Description	Cycles	MSb			LSb	affected	
BYTE ORIE	ENTED	FILE REGISTER OPERATIONS							
ADDWF	f,d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f,d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	Ifff	ffff	Z	2
CLRW		Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f,d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f,d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f,d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f,d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f,d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f,d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f,d	Movef	1	00	1000	dfff	ffff	Z	1,2
MOVW	f	Move W to f	1	00	0000	Ifff	ffff		
NOP		No Operation	1	00	0000	0xx0	0000		
RLF	f,d	Rotate Left f through Carry	1	00	1101	dfff	ffff	C	1,2
RRF	f,d	Rotate Right f through Carry	1	00	1100	dfff	ffff	C	1,2

Mnemonic,				14 Bit opcode				Status	
operands		Description	Cycles	MSb			LSb	affected	Notes
SUBWF	f,d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f,d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f,d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT ORIEN	TED F	FILE REGISTER OPERATIONS							
BCF	f,b	Bit Clear f	1	01	00ЬЬ	bfff	ffff		1,2
BSF	f,b	Bit Set f	1	01	ОІЬЬ	bfff	ffff		1,2
BTFSC	f,b	Bit Test f, Skip if Clear	1(2)	01	ЮРР	bfff	ffff		3
BTFSS	f,b	Bit Test f, Skip if Set	1(2)	01	ПРР	bfff	ffff		3
LITERAL AN	ND C	ONTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	IIIx	kkk	kkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkk	kkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkk	kkk		
CLRWDT		Clear Watchdog Timer	1	00	0000	0110	0100	TO.PD	
GOTO	k	Go to address	2	10	lkkk	kkk	kkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkk	kkk	Z	


Table A1.1 PIC 16 Series Instruction Set Summary-Cont'd

Mnemonic,				14 Bit opcode				Status	
operands		Description	Cycles	MSb			LSb	affected	Notes
MOVL	k	Move literal to W	1	11	00xx	kkk	kkk		
RETFIE		Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0lxx	kkk	kkk		
RETURN		Return from Subroutine	2	00	0000	0000	1000		
SLEEP		Go into standby mode	1	00	0000	0110	0011	TO.PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkk	kkk	C.DC.Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkk	kkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, ·1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d 1), the prescaler will be cleared if assigned to the Timer 0 module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.



	e-oriented File register instructions: (18 inst) they process bytes in file registers.	
		micros benue
	ADDWF 0x20, 0 prode operand 1 operand 2	accessorie.
the production is the factor of	-> ** the opcode is not case sensitive. ADDWF = add wf	-
ap-1.	$0x20$ is a 7-bit address operand called (f): file reg. address operand ox $20 \equiv 0xA0$ because $0xA0$ has the same row as $0x20$ b	erand.
	with different bomk (bank 1). so, taking 7-bits only (ne	
	bank selection bit) they'll look the same.	minimum.
Op-2.	0; is a 1-bit operand called (d) direction distination.	eneconomic
	L> 0 : Save in working reg.	stanton-
	Ly 1: save in file reg. with address f (we can't specify another of since max. # of operand	man Property

- Introduction to PIC 16 ISA
 - Types of operands
 - A 7-bit address for a memory location in RAM (Register File) denoted by f
 - A 3-bit to specify a bit location within an the 8-bit data denoted by b
 - A 1-bit to determination the destination of the result denoted by d
 - A 8-bit number for literal data or 11-bit number for literal address denoted by k

- Examples
 - clrw
 - · Clears the working register W
 - clrf f
 - Clears the memory location specified by the 7-bit address f
 - addwff,d
 - Adds the contents of the working register W to the memory location with 7-bit address in f. the result is saved in W if d =0, or in f if d = 1
 - bcf f, b
 - Clears the bit in position specified by b in memory location specified by 7-bit address f
 - addlw k
 - Adds the content of W to the 8-bit value specified by k.
 The result is stored back in W

The PIC 16 Series Instruction Set

Byte-oriented File Register Operations

- Format: op f, d
 - op: operation
 - £: address of file or register
 - d: destination (0: working register, 1: file register)
- Example: address label (this is case sensitive Port a + PORTA)
 addwf PORTA, 0

Adds the contents of the working register and register PORTA, puts the result in the working register.

9

Bit-oriented File Register Operations

- Format: op f, b
 - op: operation
 - f: address of file or register
 - b: bit number, 0 through 7
- Example:

bsfSTATUS, 5

Sets to 1 Bit 5 of register STATUS.

-sat 03H & 83H

11

The PIC 16 Series Instruction Set

Literal and Control Operations


- Format: op k
 - op: operation
 - k: literal, an 8-bit if data or 11-bit if address
- Examples:

addlw 5

Adds to the working register the value 5.

call 9

Calls the subroutine at address 9.




Arithmetic Instructions

N	Vinemonic	Operands	Description	Cycles	Status Affected
	ADDWF	f, d	Add W and f	1	C,DC,Z
	COMF	f, d	Complement f	1	. Z
	DECF	f, d	Decrement f	1	carry Z
	INCF	f, d	Increment f	1	affected Z
2	SUBWF	f, d	Subtract W from f	1	C,DC,Z
	ADDLW	k	Add literal and W	1	C,DC,Z
V	SUBLW	k	Subtract W from literal	1	C,DC,Z

w is always the subtractor (after -)

d = 0, result is stored in W d = 1, result is stored in F

13



<u>s</u>) (let STATUS = 0 × 0A , Mem[0 × 31] = 0 × FF , Wreg = 0 × 00
Service Service	INCF 0x31,0
NOWINGSON	OXFF+1 = 0x00 (with overflow)
0	fter execution:
	Wreg = 0x00
	Mem[0x31] = OXFF
	STATUS -> carry & DC arent affected.
NUMBER CO.	Zero bit = 1
one year	: STATUS = OXOE
distribution of the last of th	

Logic Instructions

Mnemonic	Operands	Description	Cycles	Status Affected
ANDWF	f, d	AND W with f	1	Z
IORWF	f, d	Inclusive OR W with f	1	Z
XORWF	f, d	Exclusive OR W with f	1	Z
ANDLW	k	AND literal with W	1	Z
IORLW	k	Inclusive OR literal with W	1	Z
XORLW	k	Exclusive OR literal with W	1	Z

d = 0, result is stored in W d = 1, result is stored in F

The PIC 16 Series Instruction Set

Data Movement Instructions

Mnemonic	Operands	Description	Cycles	Status Affected
MOVF	f, d	Move f	1	Z) why (d) is used? it only appies ftof?
MOVWF	f	Move W to f	1	ftof?
MOVWF it sopies the SWAPF	f, d	Swap nibbles in f	1	Nibble Nibble Slide).
MOVLW	k	Move literal to W	1	
Ly Wes - F	- 10/		* MOVEE f.	f, X

 $W_{reg}(nem) = + = W_{reg}(nld)$

d = 0, result is stored in W d = 1, result is stored in F 7+7+3-6>14 X = {MOV F fz,0 MOV WF f, Fosc (time/ instricycle)

* In MOVF instr. We use (d), so that	when we put d=1 it
copies ftof & the Zero flag will en	
0x00, thus, this is a way to check	
bother way to check this are:-	
e.g. to check if Mem[0x33] = 0x00?	
[] CLRW or MOULW 0x00	* so, why did they add
SUBWF 0x33,0	(d) & made it faffect ?
if Z == 1 ? " Freg is empty	while there are many
Z) MOVIN OXFF	ways to do it otherwisd
ANDWF 0x33,0	> because it's a frequently used operation
Z==1?": empty	
3) MOVLW 0X00	
IORWF 0x33	
1 INCF , 0x33,0°1 — if 2==1 → empty DECF 0x33,0°11	

Control Instructions

	Mnemonic	Operands	Description	Cycles	Status Affected
usually	DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	=5.1
IN for	INCFSZ	f, d	Decrement f, Skip if 0 Increment f, Skip if 0 Rit Test f Skip if Clear	1(2)	peg; FF+1
	BTFSC	f, b	Bit Test f, Skip if Clear	1(2)	This is determined? based on the test results (condition)
	BTFSS	f, b	Bit Test f, Skip if Set	1(2)	-False → 1 cycle -True → you need to
	CALL	conditional flow control instructions	Call subroutine	2	skip the next insta thus, a cycle will be
	GOTO	k	Go to address	2	lost due to pipelining ex: 10 DECF 52 0x10,1
	RETFIE	-	Return from interrupt	2	3) CLRF 0x20
	RETLW	k	Return with literal in W	2	inside the processer.
	RETURN	-	Return from Subroutine	2	F2 E2 instr. 2 F3 E3 instr. 3 by the end of F1, if


d=0, result is stored in W , d=1 , result is stored in F the processer will sleip instr.2 which has been

ready Fetened, so a cyc

16

Miscellaneous Instructions

Mnemonic	Operands	Description	Cycles	Status Affected
CLRF	f	Clear f	1	Z
CLRW	-	Clear W	1	Z) to affect Z flam
Ste NOP		No Operation	1	use M
RLF	f, d	Rotate Left f through Carry	1	С
RRF	f, d	Rotate Right f through Carry	1	С
BCF	f, b	Bit Clear f	1	
BSF	f, b	Bit Set f	1	7
CLRWDT		Clear Watchdog Timer	1	TO',PD'
SLEEP	-	Go into standby mode	1	TO',PD'



Examples

Instruction	Operation	Flags Affected
bcf 0x31, 3	clear bit 3 in location 0x31	None
bsf 0x04,0	set bit 0 location 0x04	None
bsf STATUS, 5	set bit 5 in STATUS register to select bank 1 in memory	None
bcf STATUS, C	clear the carry bit in the status register	None
addlw 4	Adds 4 to working register W and store the result in back in W	C, DC, Z
addwf 0x0C, 1	Add the content of location 0x0C to W and store the result in 0CH (d =1)	C, DC , Z
sublw 10	Subtract W from 10 and put the result in W	C, DC, Z
subwf 0x3C, 0	Subtract W from contents of location 0x3C and store the result in W	C, DC, Z

...

The PIC 16 Series Instruction Set

Examples

Instruction	Operation	Flags Affected
incf 0x06, 0	Increment location 0x06 by 1 and store result in W	Z
decf TEMP, 1	Decrement location TEMP by 1 and store in TEMP	Z
compf 0x10, 1	Complement the value in location 10H and store in $0x10$	Z
andlw B'11110110'	AND literal value 11110110 with W and store result in W	Z
andwf 0x33, 1	AND location 0x33 with W and store result in 0x33	Z
iorlw B'00001111'	Inclusive-or W with 00001111	Z
iorwf X1,0	Inclusive-or W with location X1 and store result in W	Z
xorlw B'01010101'	Exclusive-or W with 01010101	Z
xorwf 0x2A,0	Exclusive-or W with location 0x2A and store result in W	

The PIC 16 Series Instruction Set Examples

Instruction	Operation	Flags Affected
clrw	Clear W	Z
cirf 0x01	Clear location 0x01	Z
movlw 18	Move literal value 18 into W	NONE
movwf 0x40	Move contents of W to location 0x40	NONE
movf 0x21,0	Move contents of location 0x21 to W	Z
movf 0x21,0x33	Incorrect syntax	
movwf 0x1B,1	Incorrect syntax	
swapf T1,1	Swap 4-bit nibbles of location T1	NONE
swapf DATA, 0	Move DATA to W, swap nibbles, no change on DATA	NONE
rlf TEMP,1	Rotate contents of location TEMP to left by one bit position through the C flag	С
rlf 0x25 , 0	Copy contents of 0x25 to W and rotate to left by one bit position through the C flag	С

The PIC 16 Series Instruction Set


Encoding

the processer identifies
the type of the instr.
by the last 2 bits
(Most significent 2 bits)
[check appendix I]

MSB

Byte-oriented 00
bit- 01
control & literal (mixed)


13	oriented file reg	8 7	6		0
	OPCODE	d		f (FILE #)	
	d = 0 for destir d = 1 for destir f = 7-bit file re	nation f gister ad			
13	ented file regis	10 9	ation 7		0
	OPCODE	b (BI	-	f (FILE #)	_
	b = 3-bit bit add f = 7-bit file re	gister ad		s	
	f = 7-bit file re	gister ad		s	
Litera	f = 7-bit file re	gister ad			
Litera Gene	f = 7-bit file re	gister ad	3	k (literal)	C
Litera Gene 13	f = 7-bit file re- l and control operal OPCODE k = 8-bit imme and GOTO inst	gister ad perations 8 ediate valuructions	7	k (literal)	
Gene 13 CALL 13	f = 7-bit file re- l and control operal OPCODE k = 8-bit imme and GOTO inst	perations 8 ediate val	7 lue	k (literal)	0



Check Appendix A for opecode binary codes

Assembler Details

Any assembler line may have up to four different elements




We can specify values in different bases in assembler

programs


Radix	Example
Decimal	D'255'
Hexadecimal	H'8d' or 0x8d
Octal	O'574'
Binary	B'01011100'
ASCII	'G' or A'G'

Assembler Details

- Assembler directives
 - These are assembler-specific commands to aid the processing



"P16F84.inc	" Equates	<u>:</u>	; STAT	US Bits		; EECON	11 Bits -	
;=======			IRP	EQU	H'0007'	EEIF	EQU	H'0004'
; Reg:	ister Def	initions	RP1	EQU	H'0006'	WRERR	EQU	H'0003'
;=======			RP0	EQU	H'0005'	WREN	EQU	H'0002'
			NOT_TO	EQU	H'0004'	WR	EQU	H'0001'
W	EQU	H'0000'	NOT_PD	EQU	H'0003'	RD	EQU	H'0000'
F	EQU	H'0001'	Z	EQU	H'0002'			
			DC	EQU	H'0001'	;=======		
; Regi:	ster File	s	C	EQU	H'0000'	; Conf	iguratio	n Bits
			; INTC	ON Bits		;=======		
INDF	EQU	H'0000'	GIE	EQU	H'0007'			
TMRØ	EQU	H'0001'	EEIE	EQU	H'0006'	_CP_ON	EQU	H'000F'
PCL	EQU	H'0002'	TOIE	EQU	H'0005'	_CP_OFF	EQU	H'3FFF'
STATUS	EQU	H'0003'	INTE	EQU	H'0004'	_PWRTE_ON	EQU	H'3FF7'
FSR	EQU	H'0004'	RBIE	EQU	H'0003'	PWRTE_OFF	EQU	H'3FFF'
PORTA	EQU	H'0005'	TOIF	EQU	H'0002'	_WDT_ON	EQU	H'3FFF'
PORTB	EQU	H'0006'	INTF	EQU	H'0001'	_WDT_OFF	EQU	H'3FFB'
EEDATA	EQU	H'0008'	RBIF	EQU	H'0000'	_LP_OSC	EQU	H'3FFC'
EEADR	EQU	H'0009'	; OPTI			_XT_OSC	EQU	H'3FFD'
PCLATH	EQU	H'000A'	NOT RBPU	EQU	H'0007'	_HS_OSC	EQU	H'3FFE'
INTCON	EQU	H'000B'	INTEDG	EQU	H'0006'	_RC_OSC	EQU	H'3FFF
			TOCS	EQU	H'0005'			
OPTION REG	EQU	H'0081'	TØSE	EQU	H'0004'			
TRISA	EQU	H'0085'	PSA	EQU	H'0003'			
TRISB	EQU	H'0086'	PS2	EQU	H'0002'			
EECON1	EQU	H'0088'	PS1	EQU	H'0001'			
EECON2	EQU	H'0089'	PS0	EQU	H'0000'			



Sample Program 1

 Write a program to add the numbers stored in locations 31H, 45H, and 47H and store the result in location 22H

Sample Program 1

```
****** EQUATES **
      STATUS
                               0x03
                                               ; define SFRs
                      equ
      RP0
                      equ
      ****** VECTORS
                               0x0000
                                               ; reset vector
                      org
                addr.
                      goto
                               START
                               0x0004; to skip the interrupt vector.
                      org
                               INVEC
                                               ; interrupt vector
      INVEC
0404
                      goto
                            MAIN PROGRAM
                                                            and need to do it; since
adda
                                                             all GPRs are located a
                               STATUS, RP0; select bank 0
Oxos
      START
                      bcf
                                                            bank 0, 4 even if RPO=
0+06
                              0x31,0
                                               ; put first number in W it'll be mapped to
                      movf
                                                                      the corresponding
                      addwf
                               0x45,0
                                               ; add second number
                                                                        GPF at bank o.
                              0x47, 0
                      addwf
                                               : add third number
                              0x22
                      movwf
                                               : save result in 0x22
      DONE
                               DONE
                                               ; endless loop ; to stop program
                      goto
                                                                 execution.
                      end
```

Sample Program 2

 Write a program to swap the contents of location 0x33 with location 0x11

Sample Program 2

```
* EQUATES *****
                           0x03
                                              : define SFRs
STATUS
                  equ
                  equ
                    ** VECTORS **
                           0x0000
                                             ; reset vector
                  org
                  goto
                           START
                           0x0004
                  org
                           INVEC
INVEC
                  goto
                                              ; interrupt vector
                     STATUS, RP0
START
                  bcf
                                             : select bank 0
                                             ; put first number in W
                  movf
                           0x33,0
                                             ; store the 1st number temporarily
                           0x22
                  movwf
                                             ; get 2<sup>nd</sup> number
                           0x11, 0
                  movf
                                             ; store 2<sup>nd</sup> in place of 1<sup>st</sup>
                           0x33
                  movwf
                           0x22,0
                                             ; get 1st number from 0x22
                  movf
                                             ; store 1st in place of 2nd
                  movwf
                           0x11
                                             ; endless loop
DONE
                           DONE
                  goto
                  end
```

Summary

- The PIC 16F84A has 35 instructions to perform different computational and control operations
- Programs can be written using different levels of abstraction
- Using assemblers simplifies the program development process
- There exist many IDE to aid writing programs and simulate their behavior before putting them into hardware

29

Building Assembler Programs

Chapter 5 Sections 1-6

Dr. Iyad Jafar

Outline

- Building Structured Programs
- Conditional Branching
- Subroutines
- Generating Time Delays
- Dealing with Data
- Example Programs


2

Building Structured Programs

- Writing programs is not an easy task; especially with large and complex programs
- It is essential to put down a design for the program before writing the first line of code
- This involves documenting the programs flow charts and state diagrams

Flowcharts

- Rectangle for process
- Diamond for decision




4

Building Structured Programs


State Diagrams

- Circle for state
- Arrow for state transition labeled with condition(s) that causes the transition



Conditional Branching

- Microprocessors and microcontroller should be able to make decisions
- This enables them to behave according to the state of logical variables
- The PIC 16 series is not an exception! They have four conditional skip instructions
- These instructions test for a certain condition and skip the following instruction if the tested condition is true!



Conditional Branching

Instruction	Operation	Example
btfsc f, b	Test bit at position b in register f. skip next instruction if the bit is clear '0'	btfsc STATUS, 5
btfss f,b	Test bit at position b in register f. skip next instruction if the bit is set '1'	btfss 0x21,1

Instruction	Operation	Example
decfsz f, d	Decrement the contents of register f by 1 and place the result in W if d = 0 or in f if d = 1. Skip next instruction if the decremented result is zero	decfsz 0x44, 0
incfsz f, d	Increment the contents of register f by 1 and place the result in W if d = 0 or in f if d = 1. Skip next instruction if the incremented result is zero	incfsz 0xd1,1

Conditional Branching

- Example1: a program to add two numbers in locations 0x11 and 0x22. If there is <u>no</u> carry, store the result in location 0x33, else store the result in location 0x44
- Reminder: the STATUS Register

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7	•						bit 0

/

Conditional Branching Example 1

: define SFRs STATUS 0x03equ ; reset vector 0x0000 org START goto 0x0006 org 0x11,0; get first number to W START movf : add second number addwf 0x22,0 STATUS, 0 btfsc ; check if carry is clear ; go to label C_Set if C==1 goto C_SET : store result in 0x33 movwf 0x33 DONE goto C SET movwf 0x44 DONE goto DONE ; endless loop end

EXAMPLE 1.5: Write a program that multiplies Location LOC by 10: * include "PIGF84Ainc" Loc equ 0 x 20 Counter 0×21 ; to store the loop index. equ OPG 0x000G MOVLW 0×09 ; to initialize the counter. + * if we want to use INCEST MOVWF Counter we must initialize the counter to MOVF LOC, W 255-9=246 ADD ADDWF LOC, W Counter, f; if winstead of f well enter an DECF57 endless loop. GOTO ADD LOC MOVWE DONE DONE GOTO END

Conditional Branching

• Example2: assume a 16-bit counter with upper byte in location COUNTH and lower byte in location COUNTL. Write the code to decrement the counter until it is zero. "decrementing the counter is allowed if the counter is initially non-zero."


10

Conditional Branching Example 2

```
COUNTL
                           0x10
                                             ; lower byte of counter in 0x10
                  equ
COUNTH
                           0x11
                                             ; upper byte of counter in 0x11
                  equ
                  #include "P16F84A.INC"
                           0x0000
                  org
START
                                             : check if the both locations are zeros
                  movf
                           COUNTL, F
                  btfss
                           STATUS ,Z
                                             ; if so, then finish
                           DEC_COUNTL
                                             ; if COUNTL is not zero, decrement it
                  goto
                           COUNTH , F
                                             ; if it is zero check COUNTH
                  movf
                  btfsc
                           STATUS ,Z
                                             ; if both are zeros, then DONE
                           DONE
                  goto
                           COUNTH, F
                  decf
DEC COUNTL
                           COUNTL,F
                  decf
                           START
                  goto
                                        ; program gets here if both are zeros
DONE
                  goto
                           DONE
                  end
```

Subroutines


- In many cases, we need to use a block of code in a program in different places
- Instead of writing the code wherever it is needed, we can use subroutines/functions/procedures
 - Blocks of code saved in memory and can be called/used from anywhere in the program
 - When a subroutine is called, execution moves to place where the subroutine is stored
 - Once the subroutine is executed, execution resumes from where it was before calling the subroutine



Subroutines Subroutine 1 SR1 Do this Do that Do something else Call SR1 Subroutine 2 Return Do that SR2 Call SR2 Call SR1 Return

Subroutines


- The program counter holds the address of the instruction to be executed
- In order to call a subroutine, the program counter has to be loaded with the address of the subroutine
- Before that, the current value of the PC is saved in stack to assure that the main program can continue execution from the following instruction



12

Subroutines

- In PIC, to invoke a subroutine we use the CALL instruction followed by the address of the subroutine
- The address is usually <u>specified by a symbolic label</u> <u>in the program</u>
- To exit a subroutine and return to the main program, we use the RETURN or RETLW instructions



Subroutines - Example

; A subroutine to perform multiplication between locations 0x30 and 0x31. the result is returned in the working register.

STATUS equ 0x03 ; define SFRs org 0x0000 ; reset vector

goto START org 0x0005

START

movlw 0x15 ; pass the first number

movwf 0x30

movlw 0x09 ; pass the second number

movwf 0x31

call multiply ; call the subroutine

.....

movlw 0x05; pass the first number

movwf 0x30

movlw 0x04 ; pass the second number

movwf 0x31

call multiply ; call the subroutine

.....

goto DONE ; endless loop

Example - Continued

multiply clrw

DONE

Repeat addwf 0x30, 0 ; repeated addition

decfsz 0x31, 1 ; counter

goto repeat

return

end

Generating Time Delays

- In many applications, it is required to delay the execution of some block of code; i.e. a time delay!
- In most microcontrollers this can be done by
 - Software
 - Hardware (Timers)
- To generate time delay using software, <u>let the</u>
 <u>microcontroller execute non useful instructions</u> for certain
 number of times!
- If we know the clock frequency and the cycles to execute each instruction we can generate different delays

$$Delay = \#cycles \times clock \ cycle \ time$$

= $\#cycles \times 4 / F_{osc}$

TASK A

J delay for SHS

What if the delay = 500/45?

Sooksee Fose=4M Soo NOP = inefficient!!

Solution: Use loops

Move Move What if Move I counter over head (these are executed)

Move Move Move Counter over head (the status Register.

1 (2) DELAY DECFSZ COUNTER, F over head (safe to use).

{*iterations x # cycles + overhead) x Tay

Delay = (# ayoles) * Tay

```
for the previous program:- - due to the last loop
     Delay = (overhead + (N-1) x3+2) x Tay
          exec. I time only
                                Lo 2 form (GOTO) 4 1 from DECFSZ
                                                   since the stip doesn't happen
                                                     until the last loop (for (N-1)
    SOOK = (2+(N-1)x3+2)x1pl
      N= 166.33 ! can't Store non-integer value
      : N= 166 or 167
     Delay = (2+166x3+2) xIM = 502 M sec. for N=167
                                                         >500/
  of Delay = (2+165x3+2)x1/ = 499 µsec. for N=165
                                                         < 500 K
  * if the daway = 1000/lsec. ?
      1000pl= (2+ (N-1)×3+2] ×1/1
        N= 333 | but counter is an 8-bit register!
                      (can store up to 255 only)!
   Solution: Do a delay within a delay !:D
                                            -> cont.
                              delay = (overhead + # ite x # cycles/ite) + Tay
    MOVLW N
                                    = (2+ 5x(N-1)+4) x 1 psec
   MOVWE COUNTER
Delay I NOP
                           Naycles
   1 NOP
1/2 DECFSZ COUNTER, F
2/0 GOTO Delay
                             -> 5 aydes lite for (N-1) cycles
                             Lo 4 cycles in the (last) cycle
 * For large delays:
                                       = if f= 0.5 MHz, find the dalay?
                  D' 255
     MOVLW
```

C-OUT

0'255

C-IN

CIN

(for the outer loop).

overhead for

the inner loop.

MOVWF

1 MOV WF

2 GOTO


1/2 DECFSZ C-OUT


1 D_OUT MOVLW

1/2 D-IN DELFSZ or(0) when Skipped or if $f=0.9 \, \text{MHz}$, find the darkey? $+ \text{Tay} = \frac{4}{0.5 \, \text{M}} = 8 \, \text{M sec.}$ $= \frac{4}{0.5 \, \text{M sec.}} = 8 \, \text{M sec.}$ $= \frac{4}{0.5 \, \text{M sec.}} = \frac{4}{0.5 \, \text{M$

Generating Time Delays

Structure of Delay Loops





Generating Time Delays

 Example1: Determine the time required to execute the following code. Assume the clock frequency is 800KHz.

```
movlw D'200'; initialize counter counter counter counter counter movwf counter counter
```

What if this code to be used as a subroutine??!!

we add +(2+2) * Tay
4 for call of Return.


Generating Time Delays

 Example2: analyze the following subroutine and show how it can be used to generate a delay of 10 ms exactly including the call instruction. Assume 4 MHz clock frequency

```
this justs, was
              example used to achive ; beginning of subroutine
TenMs (nop )
         movly D'13'
        movwf COUNTH
        movly D'250'
        movwf COUNTL
        decfsz COUNTL, F; inner loop
Ten1
                                                  - first one count = 250 initially.
- the (11) time with count = 0 initially
        goto Ten1
                                                     (without skipping the 2nd Goto)
        decfsz COUNTH, F; outer loop
                                                  - the last instr. is the same as
                 Ten1
        goto
                                                   the last 11 but with skipping
                                                    GOTO.
        return
```

20


```
Example 1: Fosc = 800 KHz > Tay = 4 = 5 M sec
   delay = # cycles * Tay
         = (over head + # iter x # aycles / iter) + Tay
                                       (1+1+2+0)x1 x5M
             5.009 msec
                                                  (13)
                                          eycle (1+11+1)
           CALL+ RETURN
                                             (3x265 + 5x1)x 11 +
                           3+249 + 5x1 x+
                              the cycle with
                   head
                                                    12 cycles with
                                                                  count L = 0 initial
                               COUN+ L = 250
                                  initially
         = 10000 µsec.
```




Working with Data

Indirect Addressing

- Direct addressing is capable of accessing single bytes of data
- Working with list of values using direct addressing is inconvenient since the address is part of the instruction
- Instead, we can use indirect addressing where
 - The File Select Register FSR register acts as a pointer to data location.
 - The FSR can be incremented or decremented to change the address
- The value stored in FSR is used to address the memory whenever the INDF (0x00) register is accessed in an instruction
- This forces the CPU to use the FSR register to address memory



22




e.g: wr	ite the	code to	clear	the 10	cations	Ox II	through	0x20	
CAR	E gri		MOVLW	016'					-
CLE	SE 0415		MOUW	E COUN	TEP				
;			MOVW		>0×6	-			
CLR	F 0×20		oop CLRF	?				dynamic	od county/coner!
not	efficien	£	DECES	57 COU	NTER	a	1 of 1622!		and an all the
			6010	Loop					
- Thus	We us	e Hae S				" fil	e Select	- Resister	"
		e the s	special fo	uction	register	≈ f;ı	e Select	- Register	<u>"</u>
			special fo	uction	register	″ fil	e Select	Register	"
	nodify	the cov	special fo	uction	register	″ fil	e Select	- Register	\\
ş v	nodifez MOVLW (the con	special fo	uction	register	″ f;ı	e Select	- Register	9
ş v	MOVEN (the cov	special from	onction et as f	register	″ fi≀	e Select	Register	
} v	MOVEN (MOVER)	16' COUNTER	special from	onction et as f	register	″ fi≀	e Select	- Register	. "
- } v	MOVEN O MOVEN O MOVEN MOVEN	The cov	special from ands	et as f	register Potlams:				
J w	MOVEN COMOVER OF MOVEN WE CLEF	TNOF	special from ands	et as f	register Potlams:			Register	
J w	MOVEN COMOVER OF CLAFF	THE CONTER OXII IN FSR INDF FSR, F	special from ands	et as f	register Potlams:				
J w	MOVEN COMOVER OF CLAFF	TNOF	special from ands	et as file. because	register Follows:	liw 9	clear th	e FSR Reg. i	it self
J w	MOVEW OMOVE OF CLRF TNCF DECFS2	THE CONTER OXII IN FSR INDF FSR, F	special from ands	file. because TNDF:- in	register Follows: ORF FSI	e will	clear th		it self

· Hardware approach: (select line of the mox).

how to identify the type of addressing?

based on the lower 7-bits of the instruction



7-input NOR Gate

select live

1: judirect - , when all the bits are zeros

0: direct (Sinke INDF's address is 0,000)

1-bit

Working with Data

Example: a program to add the values found locations 0x10 through 0x1F and store the result in 0x20

```
STATUS
                                 0x03 54
                                                       ; define SFRs
                      equ
FSR
                                 0x04
                      equ
INDF
                                 0x00
                      equ
RESULT
                                 0x20
                      equ
                                       Since the first step will be moving tox10
                                 D'15'
                      equ
                                        the working register.
COUNTER
                                 0x21
                      equ
                                 0x0000
                      org
                                                       ; reset vector
                                 START
                      goto
                                 0x0005
                      org
START
                                                       ; initialize counter
                      movlw
                                 N
                                 COUNTER
                      movwf
                     movlw
                                 0x11
                                                       ; initialize FSR as a pointer
                      movwf
                                 FSR
                      movf
                                 0x10, W
                                                       ; get 1st number in W
LOOP
                     addwf
                                 INDF, W
                                                       ; add using indirect addressing
                      incf
                                 FSR, F
                                                       ; point to next location
                     decfsz
                                 COUNTER, F
                                                       ; decrement counter
                                 LOOP
                     goto
                                 RESULT
                     movwf
DONE
                                 DONE
                     goto
                      end
```

```
Look-up tables:
                    this look-up table is used as an alternative to a
                     Subroutive that computes the square of numbers (6-5)
                    → but how to load of access this table?
              16
              25
    naive wan:
             0'0'
    MOVLW
                              MOVWE
    MOV WF
                                        0'2'; the input value = 2
La * of entry.
    MOV LW
             01
    MOUWE
           OXII
                                       FSR,F
             04'
                                        INDF, w = 5 instructions.
    MOVLW
             0x12
             09'
                               : for n-instr. (entry) table, we need:
   MOVLW
 3 MOVWE
                                    (2n) + 5 instructions memory
            0x13
            0'25'
            0x15 = 12 instructions
                                       * we don't use this approach!
  MOV WF
```

* In PICI6' series the previous method is inefficient since we nave limited data memory & program memory. Thus, look-up tables in PIC 16 are defined as subroutines!

TABLE ADDWF POL F this has to be F! > program counter (Lower 8 bits). RETLW (program counter will point to the 1st instr automatically after calling the subroutine, D'I' RETLW thus it must be modified with respect to 04' RETLW the entry we want to access.) D'9' ** PCL isn't an actual (physical) register; it

D'16' a reserved place 1, which whenever used it will

notify the Mirocontroller that the user wants

to adjust the program RET LW RETLW D'25 => (n+1) instr. = 6 instr. RETLW MOV LW & 2' total # of instr = (N+) CALL TABLE => 2 justs table - another advantage of this method is that the torble is stored in the program memory ** When ever you modify the PCL, it will take 2 cycles (Thus any instr. that changes program flow will take 2 cycles).

Working with Data

Look-up Tables

- A look-up table is a block of data held in the program memory that the program accesses and uses
- The movlw instruction allows us to embed one byte within the instruction and use! How about a look-up table?
- In PIC, look-up tables are defined as a subroutine inside which is a group of retlw instructions
- The retlw instruction is similar to the return instruction; however, it
 has one operand which is an 8-bit literal that is placed in W after the
 subroutine returns
- In order to choose one of the retlw instructions in the look-up table, the program counter is modified to point to the desired instruction by changing the value in the PCL register (0x02)
- The PCL register holds the lower 8 bits of the program counter

Working with Data

 Example: a subroutine to implement a look-up table for the squares for number 0 through 5. To compute the square, place the number in W before calling the subroutine SQR_TABLE

```
addwf PCL, 1; modify the PCL to point the
SQR TABLE
                              ; required instruction
                      D'0'
               retlw
                              ; square value of 0
                              ; square value of 1
               retlw
                    D'1'
               retlw D'4'
                              ; square value of 2
               retlw D'9'
                              ; square value of 3
               retlw D'16'
                              ; square value of 4
                             ; square value of 5
               retlw D'25'
```

; Remember that the PC always points to the instruction to be executed

Summary

- Building complex programs requires putting down it requirements and design
- Programs tends to execute instructions sequentially unless branching or subroutines are used
- A subroutine is piece of code that can be called from anywhere inside the program
- A simple way to generate time delays is to use delay loops

27

Working with Time: Interrupts, Counters, and Timers

Chapter 6

Dr. Iyad Jafar

Outline

- Introduction
- Interrupts
- Timer/Counter
- Watchdog Timer
- Sleep Mode
- Summary


Introduction

- Microcontroller should be able to deal with time
 - Respond in a timely manner to external events
 - Measure time between events
 - Generate time-based activity
- For this purpose, microcontrollers are usually provided with timers and support interrupts

3

Interrupts

 An interrupt is an event that causes the microcontroller to halt the normal flow of the program and execute another program called the interrupt service routine



- Interrupts can be thought of as hardware-initiated subroutine calls
- Usually, interrupts are generated by I/O devices such as timers or external devices


Interrupts vs Polling


- Advantages
 - Immediate response to I/O service request
 - Normal execution continues until it is known that I/O service is needed
- Disadvantages
 - Coding complexity for interrupt service routines
 - Extra hardware needed
 - Processor's interrupt system I/O device must generate an interrupt request

5

General Hardware Structure for Interrupts

- Interrupts sources can be external and internal
- Two types of interrupts : maskable and non-maskable
 - Maskable can be enabled/disabled by setting/clearing some bits
 - Non-maskable interrupts can not be disabled and they always interrupt the CPU * IN PICLIFE BUA All interrupts are maskable.
- Usually, each interrupt has a flag (a bit) that is set whenever the interrupt occurs





I/o devices communicate with cpu Asynchronously. So, how to inform the CPU that a device wants to send or recieve data ?

- 1) Polling.
- 2) Interrupts.

1. Polling: to allocate a time slot within the program to check wether a device is asking to use CPU resources or not.



* Polling disadvantages:

1. It wastes CPU resources.

2. it causes adelay in service; because the device must wait untill the CPU reaches the polling interval to be served.


2. Interrupts:

it's a way to allert the cpu that some external device wants to use its resources.

* disadvantages:


1. you need to add aditional hardware.

2. You need to design your program & apu operation to accommodate this process. (coding complexity).



*When an interrupt occurs, the opu finishes the execution of the current instruction of then starts the execution of the ISR.


* When the CPU has responded to om interrupt it's necessary to clear the interrupt flag.




- · Sources of interrupts (All of them are maskable).
 - External interrupt (enable: INTE, flag: INTF)
 - The only external interrupt input
 - The input is multiplexed with RBO pin of port B
 - It is edge triggered (controlled using INTEDG bit in the)
 - Timer overflow interrupt (TOIE, TOIF)
 - It is an internal interrupt that occurs when the 8-bit timer overflows
 - Port B interrupt change (RBIE, RBIF)
 - An interrupt occurs when a change is detected on any of the upper 4 bits of port B
 - **EEPROM** write complete interrupt (EEIE, EEIF)

7

Sources of inturept:



Interrupt Hardware Structure



The 16F84A Interrupt Structure

The INTCON Register

INTCON REGISTER (ADDRESS 0Bh, 8Bh)

are initially disabled.

at cpu's power

up All interrupts

(x)?


	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF			
	bit 7							bit 0			
bit 7	1 = Enable	al Interrupt E es all unmas es all interru	ked interrup	ots				ny don't care			
bit 6	EEIE: EE	Write Compl	ete Interrup	t Enable bit	*EEIF:	in EECO	n registe				
				te interrupts ete interrupt							
bit 5	TOIE: TMR	0 Overflow	Interrupt Er	nable bit							
	1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt										
bit 4	INTE: RB0	/INT Extern	al Interrupt	Enable bit							
		es the RB0/I		the state of the s							
bit 3	RBIE: RB	Port Change	Interrupt E	Enable bit							
		es the RB po									
bit 2	TOIF: TMR	0 Overflow	Interrupt Fla	ag bit							
		register has register did			eared in softwa	are)					
bit 1	INTF: RB0/INT External Interrupt Flag bit										
				ot occurred (i	must be cleare our	d in softwar	re)				
bit 0	RBIF: RB	Port Change	Interrupt F	lag bit							
9				oins changed	state (must be state	e cleared in	software)				
		and the same of the same of			3451.5						

The Option Register (81H) – interrupt related bit

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0			
	bit 7							bit 0			
bit 7	RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values										
bit 6	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin										
bit 5	TOCS: TM 1 = Trans 0 = Intern										
bit 4	T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin										
bit 3	1 = Preso	scaler Assign caler is assign caler is assign	ned to the W	Salaat	the trans	ition type on					
bit 2-0		ate Select bi	input F	RBO/INT th	nat will cause						
	000 001 010 011 100 101	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128			an interrupt					

The 16F84A Interrupt Structure

Interrupt Operation



0

- How to use interrupts ?
 - Start the interrupt service routine at 0x0004
 - 2. Clear the flag of the used interrupt in the INTCON register (if it is not cleared on reset, e.g. RBIF)
 - 3. Enable the corresponding interrupt by setting its bit in INTCON register
 - 4. Enable global interrupts by setting the GIE bit
 - End the interrupt subroutine with RETFIE instruction to resume program execution
- 4.5 * Interrupt flags are not cleared automatically, so it's the programmer's responsibility to clear them whithin the ISR.

The 16F84A Interrupt Structure

Example

Write a PIC16F84 program that continuously adds the content of memory location 0x0A until an external interrupt is observed on RB0. In this case the result is stored in location 0x10 and the working register is cleared. The interrupt should be configured on the arrival of rising edge.

Example

	#include	p16F84A.inc	; include the definition file for 16F84A
	org	0x0000	; reset vector
	goto	START	
	org	0x0004	; define the ISR
	goto	ISR	
	org	0x0006	; Program starts here
START	bsf	STATUS, RP0	; select bank 1 (OPTION register).
	bsf	INTCON, INTE	; enable external interrupt on RB0/INT
	bsf	OPTION_REG, INT	EDG; select to interrupt on rising edge
	bsf	INTCON, GIE	; enable global interrupts by default
	bcf	STATUS, RP0	; select bank 0 on reset
	molw	0x00	; clear W
ADD	addwf	0x0A, 0	; add the contents of 0x0A to W
	goto	ADD	; keep adding until an interrupt occurs
	org	0x00BC	; location of ISR
ISR	movwf	0x10	; on interrupt store the accumulated result
	clrw		; clear working register
	bcf	INTCON, INTF	; clear the interrupt flag
4	retfie		; return from the ISR
	end		

Context Saving (this is also applicable)

- What if the main program is to preserve the W register and interrupt uses it?
 - Save it temporarily in memory at the beginning of the ISR

TEMP; push MOVWF

Restore the value at the end of ISR

MOVF TEMP, W; pop

- What if we want to preserve some memory location such as the STATUS register on interrupt?
 - Save it temporarily in memory at the beginning of the ISR

STATUS,0EW **SWAPF** ntent (after ; push napping the MOVWF **TEMP**

Restore the value at the end of ISR


TEMP, 0 SWAP

STATUS MOVWF

effecting STATUS reg.

Multiple Interrupts

- Note that there is only one interrupt vector for all types of interrupts
- In other words, regardless of the interrupt type, the microcontroller will start executing from location 0x0004 on any interrupt
- · How to determine the source of interrupt?
- Check the interrupt flag bits in the INTCON register at the beginning of the interrupt service routine to determine what source of the interrupt!



Scont. check the flags to Interrupt_SR determine the source of the interrupt. (the order of these bit tests determines the priority of execution when multiple events occur simultanuously. Port B_int TO FF 90 to ISR BCF flag better the GOTO label of then RETFIE eeparom_int إلا لو في يُوعة بمايما بداع تنفذها دفق النظر عدم (saving the Wreg of Filera) The int. 1180 BCF contents .--RETFIE

Scenario *2: (multiple requests from the same source).

TO TO (another request (overflow))

* if we clear the flag at the end of ISR, the 2nd request won't be served!

Solution: clear the flag at the beginning


->if a 3rd request occurs it will be lost.

Gave solution might be optimizing the ISR so that it takes less

or (hardware sol): Use shift register. (to store multiple requests).

Counters and Timers

- Digital counters can be built with flip-flops. They can count up or down, reset, or loaded with initial value
- When the most significant bit changes from 1 to 0, this indicates an overflow. This signal can be used to interrupt the microcontroller
- If the counter operates using a clock with known frequency we can use it as a timer




Counters and Timers


Timer applications

- (a) Measure the time between two events
- (b) Measure the time between two pulses
- (c) Measure a pulse duration


Use polling or interrupts




18



2) Timer (counts time).




- it counts the number of times the switch is closed.




* How do cpu communicate with counters? by polling or interrupts.

The 16F84A Timer 0 Module



- 8-bit counter, memory address 0x01
- Configurable counter using the OPTION register (0x81)
- Two sources for the timer clock: instruction cycle clock (Fosc/4) or RA4/TOCKI
- The programmable prescaler is shared with the Watchdog Timer WDT
- The value of frequency division is determined by PS2, PS1, and PS0 bits in the OPTION register

TMRO module:



-> For an 8-bit counter & (Fox/4) as a clock signal:

Time =
$$\frac{4}{F_{osc}}$$
 * count
= Tay * 256

if we want to extend this time you have 2 choices

3. multiply it by a constant (freq. division)


The 16F84A Timer 0 Module

The Option Register – Timer related bits

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
	RBPU	INTEDG	TOXCES.	TOSE	PSA	PS2	PS1	PS0		
	bit 7							bit 0		
bit 7	RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled									
bit 6		0 = PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit								
	1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin									
bit 5	1 = Trans	TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT)								
bit 4	T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0CKI pin 0 = Increment on low-to-high transition on RA4/T0CKI pin									
bit 3	PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module									
bit 2-0	PS2:PS0: Prescaler Rate Select bits									
	Bit Value	TMR0 Rate	WDT Rate							
	000 001 010 011 100 101 110	1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128	is sati PSA=	P=1 sfied wh 1 (assig WOT).	en ned-lo				

The 16F84A Timer 0 Module

• Timer Timing Pre-Ralar here = 1



Note 1: Interrupt flag bit T0IF is sampled here (every Q1).

2: Interrupt latency = 4TCY where TCY = instruction cycle time.

3: CLKOUT is available only in RC oscillator mode.

The 16F84A Timer 0 Module

- Example: Write a program that generates a 5 ms delay using the TMR0 module without using interrupts. Assume the clock frequency is 800 KHz.
 - Fosc = 800 KHz → the timer internal clock = Fosc/4 = 200 KHz → instruction cycle = 5 us → timer increment every 5 us
 - For these settings, the timer generates an interrupt after 256 * 5 us = 1280 us only ?!
 - How about changing the prescale factor?
 - 256 x prescale x 5 us = 5 ms → prescale = 3.9 ~= 4
 - This will generate a delay of 4 x 256 x 5 us = 5.12 ms
 - What if we need more accurate delay !! We can play around with the count value (we don't have to start from 0 always)
 - N x prescale x 5 us = 5 ms --> N x prescale = 1000 → we can select the prescale 8 and the count N to be 125
 - We have to load TMR0 with 256 125 = 131 as initial value

22

* advantages of Nardware delays against software delays:

1) Hardware delays are more accurate.

2) Using a software delay will force the plicro controller to put all its resources into processing some kind of loop (delay loop) which will block the execution of other instr. While HW delays will allow cpu to execute usfel justr. while counting (until it overflows & interrupt CPU's execution).

example:-

Time = Tay * count * Pre-scalar

$$Sms = Splesec. * 256 * Prescalar$$
 $Pre-scalar = 3.9 \approx 4$
 $actual time = Splescolor \times 256 \times 4 = 5.12 msec > 5 msec.$

Now to make it = Smsec exactly?

(01,408) Time = 5 1 x 256 x pres 5msec. = 5/1 x (Nxp) NxP= 1000 if p=2 -> N=500 X >256! if p= 4 -> N= 250 < 256 V -> this represents # of counts TMRO has to do. TMRO initial value = 256-250=6 P=8 -> N=125 V TMRO init. = 256-125 = 131 P=16 -> N=62.5 X N has to be integer. 0/131 * without interrupt : for P=8 11000000 TMRO : we have to O OPTION reg. 0x02 use polling; 0 1010 keep checking

PSAZ: PSAO

The 16F84A Timer 0 Module

Encely (assigned to TMRO)

intcon, TOIF

if TOIF == 1

continuous by.


Tocs

(internal

clear bof

weeters.

the fid return



; clear Timer Overflow flag . this isut ISR

so that if I need to use the subvoutine

another time TOIF must be O initially.

so wim do I need to clear the flag?

Time =
$$\frac{Cl}{F_{osc}} * P * count$$

= $\frac{Cl}{4M} * \frac{128 * 256}{256} < 1 sec!$

how to create delay = $1 sec?$

* First, choose a basic time unit (e.g.: 0.05 sec.)

f configure TMRO modules to count. 0.05 sec.

 $\rightarrow 6.05 sec. = 81 \mu ses. * P * N$

* Each time an overflow occurs increment some counter (inside the ISP).

* When counter Jalue = 20 this means the delay = $1 sec.$

= (20×0.05)

* Dasic interrupts unit (overflows)

Watchdog Timer

- Special timer internal to the microcontroller that is continually counting up
- Can be used to reset the Microcontroller if a program fails or gets stuck
- · If enabled and it overflows, the microcontroller is reset
- Properties
 - The WDT timer is enabled/disabled by the WDTE bit in the configuration word
 - It has its own internal RC oscillator
 - The nominal time-out period is 18 ms
 - It can be extended through the prescaler bits in the OPTION register (up to 128x18 ms= 2.3 sec)
 - The WDT timer can be cleared by software using the CLRWDT instruction
- How does the watchdog timer know if the program is stuck ???!!!

* To prevent WDT from resetting Your program You have to clear it regularly (prevent overflow)

e.g.: clear WDT every 18 msec (without pre-scalar).

Main

CLRWDT -> at 18 msec

Sthis is a nominal value

(it ray change due to temp.)

When the CPU get stuck, it resets due to WOT overflow since

CLRWDT work be executed. While WDT will continue running because it has its known oscillator.

Sleep Mode


- An important way to save power!
- The microcontroller can be put in sleep mode by using the SLEEP instruction
- Once in sleep mode, the microcontroller operation is almost suspended
 - The oscillator is switched off
 - The WDT is cleared. If the WDT is enabled, it continues running
 - Program execution is suspended
 - All ports retain their current settings
 - PD and TO bits are cleared and set respectively
 - · Power consumption falls to a negligible amount
- To exit the sleep mode
 - Interrupt occurs (even if GIE = 0)

· WDT wake-up 6(back to slide 8).

Program continues execution from PC+1

• External reset the MCLR pin

MC is reset !



Summary

- Microcontrollers can deal with time by using timers and interrupts
- Interrupts saves the microcontrollers computational power as they require its attention when they occur only
- Most interrupts are configurable
- Hardware timer can be used as a counter or a timer and it is very useful in measuring time

Parallel Ports, Power Supply, and the Clock Oscillator

Chapter 3

Dr. Iyad Jafar

26


Outline

- Why Do We Need Parallel Ports?
- Hardware Realization of Parallel Ports
- Interfacing to Parallel Ports
- The PIC 16F84A Parallel Ports
- The Power Supply
- The Clock Oscillator

2

Why Do We Need Parallel Ports?

- Almost any microcontroller needs to transfer digital data from/to external devices and for different purposes
 - Direct user interface switches, LEDs, keypads, displays
 - Input measurement from sensors, possibly through ADC
 - Output control information control motors and actuators
 - Bulk data transfer to other systems/subsystems
- Transfer could be serial or parallel!



*Ingeneral these data ports can be either digital or analog.

*In PICI6F84A, there are 2 data ports


PORTA (5 bits) _ both are digital PORTB (8 bits) _ & bidirectional.

* These ports are memory-mapped; they can be accessed as memory locations.

PORT A -> at 0x05
PORT B -> at 0x06

*TRISA (at 0x85) & TRISB (at 0x86) are SFRs to configure PORTA & B Pins as input or output.

The PIC 16F84 Parallel Ports



^{*}also counter/timer clock input

^{**}also external interrupt input

The PIC 16F84 Parallel Ports PORT A

- 5-bit general-purpose bidirectional digital port (PAO-PA4)
- Related registers
 - Data from/to this port is stored in PORTA register (0x05)
 - Pins can be configured for input or output by setting or clearing corresponding bits in the TRISA register (0x85)

dowlcare

(we can configure

• Pin RA4 is multiplexed and can be used as the clock for the TIMERO module

5

The PIC 16F84 Parallel Ports

PORT B

- 8-bit general-purpose bidirectional digital port
- Related registers
 - Data from/to this port is stored in PORTB register (0x06)
 - Pins can be configured for input or output by setting or clearing corresponding bits in the TRISB register (0x86)
- Other features
 - Pin RBO is multiplexed with the external interrupt INT and has Schmitt trigger interface
 - Pins RB4 RB7 have a useful 'interrupt on change' facility

*Always remember to change RPO before accessing TRISA or TRISB. (Bank 1)

The PIC 16F84 Parallel Ports

 Example – configuring port B such that pins 0 to 2 are inputs, pins 3 to 4 outputs, and pins 5 to 7 are inputs

STATUS, RPO bsf movlw 0xE7 movwf TRISB

; select bank1 ; PORTB<7:5> input, ; PORTB<4:3> output ; PORTB<2:0> input

10101010

RBO > 0

The PIC 16F84 Parallel Ports

Example – configuring PORTB as output and output value OxAA

bsf STATUS, RPO clrf TRISB

; select bank1

; PORTB is output

movlw

OXAA

* bcf

STATUS, RPO

; select bank0

movwf PORTB ; output data

• Example – configuring PORTA as input, read it and store the value in 0x0D

bsf

STATUS, RPO

; select bank1

movlw

0xFF

movwf

TRISA

; PORTA is input

bcf

STATUS, RPO

; select bank0

movf

PORTA, W

; read data

movwf


0x0D

; save data


Example on Using I/O Ports

- Example on external interrupt (rising edge ON RBO), start flashing a LED connected to RB1 every 1 second approximately. If another interrupt occurs, stop flashing, and so on ... assume 4MHz clock.
- Requirements:
- 1) Configure RBO as input and RB1 as output
- Enable external interrupt (INTE) and global interrupts (GIE)
- 3) Write a 0.5 second delay routine
- 4) Keep track of the current status of flashing (on/off)





* State machine!



flashina

(out of two states Eflash/noflash?).

* 4th, you need 1 bit to save the state of the machine


Example on Using I/O Ports


```
"P16F84A.INC"
       #include
       FLASH
                 EQU
                           0X20
                                                ; STORE THE STATE OF FLASHING
       COUNT1
                 EQU
                           0X21
                                                ; COUNTER FOR DELAY LOOP
       COUNT2
                 EQU
                           0X22
                                                ; COUNTER FOR DELAY LOOP
                 ORG
                           0X0000
                 GOTO
                           START
                 ORG
                           0X0004
                 GOTO
                             -- MAIN PROGRAM ---
       START
                 CLRF
                           FLASH
                                               ; CLEAR FLASHING STATUS
                 BSF
                           STATUS, RPO
                                               ; SELECT BANK 1
                 MOVLW
                           B'00000001'
                                               ; CONFIGURE RBO AS INPUT AND RB1 AS OUPUT
                 MOVWF
                           TRISB
                 BSF
                           OPTION_REG, INTEDG; SELECT RISING EDGE FOR EXTERNAL INTERRUPT
                 BSF
                           INTCON, INTE
                                               ; ENABLE EXTERNAL INTERRUPT
                 BSF
                           INTCON, GIE
                                               ; ENABLE GLOBAL INTERRUPT
                 BCF
                           STATUS, RPO
                                               ; SELECT BANK O
                 CLRF
                           PORTB
                                               ; CLEAR PORTB; TURN OFF LED
       WAIT
                 BTFSS
                           FLASH, 0
                                               ; IF BIT 0 OF FLASH IS CLEAR THEN NO FLASHING
                 GOTO
                           WAIT
                                               ; WAIT UNTIL BIT 0 IS SET
                 MOVLW
                           B'00000010'
Why XOR?
                 XORWF
                           PORTB, 1
                                               ; COMPLEMENT RB1 TO FLASH
this way ill
                 CALL
                           DEL_p5sec
only modify
                 GOTO
                           WAIT
       bit ×1.
    since (0)xOR (bu) = bu
```


Example on Using I/O Ports


```
----- DELAY ROUTINE --
DEL_p5sec
         MOVLW
                   D'0'
         MOVWF
                   COUNT1
                   D'244'
         MOVLW
         MOVWF
                   COUNT2
LOOP
         NOP
         NOP
         NOP
         NOP
         NOP
         DECFSZ
                   COUNT1,1
         GOTO
                   LOOP
         DECFSZ COUNT2, 1
         GOTO
                   LOOP
                                  ; delay 0.500207 seconds
         RETURN
         - INTERRUPT SERVICE ROUTINE ------
ISR
         MOVLW
                   0x01
         XORWF
                   FLASH, 1
                                      ; COMPLEMENT THE STATUS
         BCF
                   INTCON, INTF
                                       ; CLEAR THE INTF FLAG
         RETFIE
         END
```


* PORTA, PORTB, TRISA & TRISB have addresses within the memory space, but they are not located (physically) inside the data memory.






































Hardware Realization of Parallel Ports










Hardware Realization of Parallel Ports


Electrical Characteristics

- Logic gates are designed to interface easily with each other, especially when connecting gates from the same family
- The concern arises when connecting logic gates to non-logic devices such as switches and LEDs (You have to make some that they are electrically compatible).




Interfacing to Parallel Ports


Switches



Interfacing to SPDT switch. A current limiting resistor might be needed





Interfacing to SPST switch. To reduce wasted current, the pull-up resistor R should be high (10-100KOhms)




Interfacing to SPST switch using a pull-down resistor

· Switches Types:






· Pull-up resistor:




Pull-up resistor "pulls" the voltage of the wive it's connected to towards (Vdd) level [cogic high] when the other active devices are disconnected.

· Pull-down resistor:



pull-down resistance holds the signal level to ground (logic low) when other devices are disconnected.





Voltage division!

* how to compute Ppull-down? Ppull-down?

Voo

Pin

Route \$\frac{3}{5}\$


that the Montroller reads the line as logic low when the switch is off Since (due to data sheet) there is Input leakage current = 1 MA so (I reakage Pulldown < ViL)

also, when switch is on, make sure that the current entering the PIC < I max sunk by Pin.

Interfacing to Parallel Ports

Light Emitting Diodes (LEDs) (Output device)


 A special type of diodes made of semiconductor material that can emit light when forward biased



Forward Voltage (V)
FORWARD CURRENT Vs.
FORWARD VOLTAGE


Type number: L-441D Wavelength = 627 nm 15mcd typ.@ 10 mA

وقدة قياس مشرة الإجاءة




Type number: L-44GD Wavelength = 565 nm 12mcd typ.@ 10 mA

FORWARD VOLTAGE




whoff voltage (vo > 0.7) \$ 1.7 ~ 2.1

> to connect LED to Mcont.:



very small resistance will pull high current >:.

consumes more power. This is why we add (RL)



PL?
- VOH + To (ROH+ (RL)) + VD=0

* to light the LED you have to output logic

* why do I need this method?

Oso that when I want to use devises that require high voltage such as motors which might need 12V. while Vop=5. So, I have to use external source.

② There is I max to be sourced from the PIN < I max sunk by PIN


(so, so medianes the pin can't supply the required amount of current), espicially in TTL CKTS.

Where sink current > source current.

Interfacing to Parallel Ports


Light Emitting Diodes (LEDs)

- LEDs can be driven from a logic output as long as the current requirements are met
- Interfacing of LEDs depending on the logic type and their capability to source and sink current



Interfacing to Parallel Ports


7-Segment Display




in the website.

-			Digit	Illum	inated	Segn	nent (l = ill	umina	tion)
	السم	4000000	Shown	a	b	c	d	e	f	g
	L	*congressed	0	1	1	1	1	1	1	0
			1	0	1	0	0	0	0	0
1 1	The state of the s	(Constants	2	1	1	0	1	1	0	1
	-	Constitution, and	3	1	1	1	1	0	0	1
			4	0	1	1	0	0	1	1
200	distributed in the same of the	Verticonno ¹⁶	5	1	0	1	1	0	1	1
4000000000	National Park	Common of the Co	6	1	0	1	1	1	1	1
			7	1	1	1	0	0	0	0
		Common of the Co	8	1	1	1	1	1	1	1
			9	1	1	7	1	0	1	1








The PIC 16F84 Parallel Ports

Port Output Characteristics





Computation of limiting resistors when internal resistance of the port pin is considered

Hardware Realization of Parallel Ports


Electrical Characteristics

- Schmitt Trigger Input
 - A special type of gate with two thresholds
 - Remove fluctuations and corruptions in the input signal





thus, we use another type of buffers called schmitt triger in some case (e.g.: TMRO INPUT CIK signal (with RA4) & external interrupt (with RBO)) **
*note that these applications (functions) are edge triggered (depends on falling/rising edges for their operations). Loo many tedges might be caused due to noise margin's random response.




Hardware Realization of Parallel Ports


Electrical Characteristics Land 2, La

"روم كيس عنهما "!

Open Drain Output

 Flexible style of output that can be adapted as a standard logic output or a direct drive for small loads






Open Drain Output Driving A Small Load

Hardware Realization of Parallel Ports


Electrical Characteristics

- Open Drain Output
 - · Can be used as a wired-OR





The Oscillator

- The choice of clock determines the operating characteristics for the microcontroller
- <u>Faster clock gives</u> faster execution, <u>but more power</u> <u>consumption</u>
- Accurate and stable operation of the microcontroller requires accurate and stable clock



The Oscillator Oscillator types






Resistor-capacitor (RC).

- · low cost
- · not precise (sensitive to temperature).

Crystal or ceramic

- expensive
- · stable and precise
- mechanically fragile



ON-discharging -> T= RC

resistance of the MOSFET (small R)

Off - charging -> P= PC; R= Rs if Rs = Rn-ch. -> Dutycycle=1

The PIC 16F84A Oscillator

 The 16F84A can be configured to operate in four different oscillator modes using the F0SC1 and F0SC0 in the configuration word


R/P-u	R/P-u												
CP	PWRTE	WDTE	F0SC1	F0SC0									
bit13					\$		-				h	<u> </u>	bit0

F0SC1	F0SC0	Mode
0 .	0	LP oscillator – intended for low frequency (<200 KHz) crystal application to reduce power consumption
0	1	XT oscillator – standard crystal configuration (1-4 MHz)
1	0	HS oscillator – high speed (>= 4MHz)
1	1	RC oscillator - requires external resistor an capacitor

Why do we need to tell the Moutroller what type of osc. is connected?


> because part of osc. T components are embedded justide the Moutroller

* Osc. type is selected by setting bits 0 & 1 in the configuration



31

What about using an external Clock? how to tell the Mountroller?




(Fose1:0) one of the configure the osc. bits ? as 1 crystal modes!


Since all crystal modes uses both osc 1 from osc 2 pins, while external clock uses only osc 1.

the Mcontroller will know that the user is imputing an ext. osc.


The PIC 16F84A Oscillator

The 16F84A has two oscillator pins; OSC1 and OSC2.






RC configuration



External Clock


The PIC 16F84A Oscillator CEXT & VDD.


RC oscillator frequency dependence on power supply




The Power Supply

PIC16F	mercial, I 84A-20	ndustrial, Extended)		iting te			ditions (unless otherwise stated) 0°C ≤ TA ≤ +70°C (commercial) -40°C ≤ TA ≤ +85°C (industrial) -40°C ≤ TA ≤ +125°C (extended)	
Param No.	Symbol	Characteristic	Min	Typt	Max	Units	Conditions	
	VDD	Supply Voltageex+e	uded	suppl	n rom	ge		
D001		16ÛF84A		_	5.5	V	XT, RC, and LP osc configuration	
D001 D001A		16F84A	4.0 4.5		5.5 5.5	V	XT, RC and LP osc configuration (4v) HS osc configuration (4,5) 1 freq 1vpp	
D002	VDR	RAM Data Retention Voltage (Note 1)	(1.5) the li	mit to	- whice	V N VDD	Device in SLEEP mode can be lowered without losing RAM	dota
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	Vss	-	٧	See section on Power-on Reset for details	
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_		V/ms	if eVpp < 0.08 V/ms we need external mc ckt) or pu	
	IDD	Supply Current (Note 2)						time
D010		16LF84A	-	1	4	mA	RC and XT osc configuration (Note 4) Fosc = 2.0 MHz, VDD = 5.5V	
D010		16F84A	-	(1.8)	4.5	mA	RC and XT osc configuration (Note 4)	
D010A				3	10	mA	Fosc = 4.0 MHz, VDD = 5.5V RC and XT osc configuration (Note 4) Fosc = 4.0 MHz, VDD = 5.5V	
D013			_	10	20	mA	(During FLASH programming) HS osc configuration (PIC16F84A-20) Fosc = 20 MHz, VDD = 5.5V	
D014		16LF84A	-	15	45	μА	LP osc configuration Fosc = 32 kHz, VDD = 2.0V, WDT disabled	







In Riu = VIH => Riu = 2 = 1Mse

then find Rp.

Vin > 2 (logic high)

IIH = 2 MA

Summary

- Parallel ports allow the exchange of data between the outside world and the CPU
- It is essential to understand the electrical characteristics and internal circuitry of ports
- PIC 16F84A has two parallel ports
- All microcontrollers need a clock. The clock speed determine the power consumption
- Active elements of the oscillator are usually built inside the microcontroller and the designer selects the type and configure it
- It is a must to understand the power requirements of the microcontroller

36

Starting with Serial

Chapter 10 Sections 1,2,9,10

Dr. Iyad Jafar

Outline


- Introduction
- Synchronous Serial Communication
- Asynchronous Serial Communication
- Physical Limitations
- Overview of PIC 16 Series
- The 16F87xA USART
- Summary

Introduction


- Microcontrollers need to move data to and from external devices
- In general, two approaches
 - Parallel
 - Data word bits are transferred at the same time
 - A wire is dedicated for each bit
 - Simple and fast but expensive
 - Short distances
 - Serial
 - Bits are transferred one after another over the same link/wire
 - Requires complex hardware to transmit and receive
 - · Slow
 - Short and long distances

Introduction


 Two memories of the same size. However, one uses parallel transfer while the other uses serial



parallel (needs more pins).



3




-> Advantages:


-very simple; where <u>parallel</u> communication procedure matches <u>parallel</u> data storage.

- Fast.

- Dis advantages:

- -Expensive; you need more # of wires & Pins.
- Can't run for long distances, due to:
 - 1) cost (Alength 1 power consumption).
 - 2) interferance (Neugh Tinterferance).





- -cheap. (less * of wires & pins)
- Can be used for long distances (& interferance (self interferance))


-> disadvantages:

- additional hardware (for synchronization).

*What about the clock? (R+STx must be synchronized).

Serial Communication

- Bits are transferred one after another on the same wire !!!
- Challenges
 - How to distinguish the start and end of the bit ?
 - How to determine the start and end of a word?
- Two approaches
 - Synchronous serial communication
 - A separate clock signal is sent in parallel with the data
 - Each clock cycle represents one bit duration
 - Asynchronous serial communication
 - No clock signal!
 - Timing is derived from the data itself




Asynchronous Serial Communication:

* Tx doesn't provide Px with clock signal. They both generate their own clock signals. but it's assumed that both clock rates are the same. (.: we don't need extra wire for CIK).

= delang but still there's a problem of phase shift ! how does the Rx know when are the Start of end bits of a word?

Solution: add control bits (header) to the sent data.

-> when Tx isn't sending any data (idle state) put the line in state. some default





1 MHz, 8 bits of data, Synch. Gasynch. parallel b) asynch. (8 data bits + 2 control bits) time = lox IM= 10 usec bit time = 1 = 1 / HZ or = 11 Msec. with parity Time = 1 M x8 = 8 Msec.

c) Parallel - time = 1 Msec.

Serial Communication


- Data inside the memory and microprocessor is formatted in parallel. How to transmit it serially?
- Shift registers






1

Synchronous Serial Communication



Synchronous Serial Communication



Advantages

- Simple hardware
- Efficient
- High speed

Disadvantages

- Extra line for the clock
- The bandwidth needed for the clock is twice the data bandwidth
- Data and clock may lose synchronization over long distance


0


Asynchronous Serial Communication

- No clock signal!
- The transmitter and receiver should operate a clock at the same rate
- To synchronize the clocks of the transmitter and receiver, data is framed with a start and stop bits

Asynchronous Serial Communication


Framing





Asynchronous Serial Communication

Synchronization




Physical Limitations

*To avoid this effect: You mus do some calculations to obtain Pine. Thus, you'll know the limit for data rate (# of transissions per unit time).

Time Constant effect


T & Bandwidth.



Physical Limitations

- Transmission Line Effects
 - Characteristic impedance and reflections
 - Lines should be terminated properly

Solve by impedence matching.



14


Physical Limitations


- Electromagnetic Interference
 - Generated due to high voltage rates of change.
 - · How to minimize:
 - -At source:
 - · reduce voltage rate of change.
 - In communication link:
 - · large separation from source of interference.
 - · Increase data voltage.
 - Screening
 - Use optical links
 - At receiver:
 - · Use filtering techniques

Physical Limitations

Ground Differentials

- With longer wires, ground potential at one point might not be the same at another point.
- · Solutions:
 - Differential transmission.
 - Electrical isolation
 - Use optical communication links





* Can we use Pic 16F84A to send data serially?


-to send data serially (HW approach.) we need shift registers, with clock that shifts out data to a specific pin. PickF84A doesn't have Hardware support for serial comm. However, this can be done by software. (Project).

Is this will hold cpu's resources untill the end of transmission. Thus, an upgrade was introduced in other PIC devices. (by adding specialized hardware module(s) to do this job).

Overview of the PIC 16 Series


- We have already seen the PIC 16F84A
- Other members in the series have more features:
 - Additional I/O ports
 - More HW timers
 - A/D converters
 - LCD Drivers
 - · USARTS (can be configured as synches Tx on
 - Synchronous Serial
 - Comparators


....



banks


Overview of the PIC 16 Series





17

Overview of the PIC 16 Series Interrupt Logic for 16F874A/16F877A



Overview of the PIC 16 Series

Device	Pins	Features
16F873A 16F876A 16F876A 16F876A 16F876A 16F876A 16F876A 16F876A 16F876A		3 parallel ports, 3 counter/timers, 2 capture/compare/PWM, 2 serial, 5 10-bit ADC, 2 comparators
16F874A 16F877A	40	5 parallel ports, 3 counter/timers, 2 capture/compare/PWM, 2 serial, 8 10-bit ADC, 2 comparators

The 16F87xA USART

- configurable The 16F87XA family has a Universal Synchronous Asynchronous Receiver Transmitter (USART)
 - Configurable
 - Half duplex synchronous master or slave
 - Full-duplex asynchronous transmitter and receiver

RXSTX The USART shares pins with PORTC (multiplixed pins). marking 0 simultanuously

- pin 7 being the receive line
- pin 6 being the transmit line RC6/Tx
- Operation involves the following registers

TXREG (0x19) TXSTA (0x98) RCSTA (0x18)

SPBRG (0x99) RCREG (0x1A) PIE1 (0x8C)

PIR1 (0x0C) INTCON (0x0B, 0x8B,0x10B,0x18B)

sinterrupt


configuration

(flags | enable , r)

TRISC (0x87)


to configure RC7/Px as input

& RCG/TX as output



* Parity bit most be computed by the programmer (by software) who automatically.

* Start and Stop bits are generated automatically by the module, you only have to send the data (fparity)



* Operation of the USART is controlled by 2 registers The port is enabled by the SPEN bit in RCSTA

the selection of synchronous / asynch.

modes is done by the SYNC bit

of the TXSTA reg.

The 16F87xA USART

- Asynchronous USART Transmitter Operation Notes
 - Data is transmitted LSB first on RC6 pin
 - The shift register TSR is buffered by the TXREG (19H) and is not accessible as a memory location (www?) to speed up the process; You can write accessible as a memory location (www?) on TXREG while the TSR reg. is shifting out data. (2 words: 1 at TSR being shifted out & the
 Transmission is controlled by the TXEN bit which enables the other in TXREG.
 - Transmission is controlled by the TXEN bit which enables the other in TXECG clock to start the transmission
 - To enable serial transmission on RC6, bit SPEN in RCSTA register
 has to be set
 - To transmit data, it must be loaded in the TXREG. It is transferred to TSR immediately if no transmission or after the stop bit from previous transmission is sent out
 - Transmission status is provided by two bits:
 - TXIF flag in **PER1** register indicates the status of TXREG. It is set when data is transferred to TSR. It is cleared on writing to TXREG. (TXIF is cleared by hardware and it is read-only).
 - TRMT flag in TXSTA it is set when the shift register is empty

- Parity bit can be sent out by using FXD9 bit and TX9 in TXSTA parity bit should be set up before its associated data word is written to TXREG. If this isn't done

then a transcer (write) to TXRCG will start serial transmittion before the 9th bit ix in place.

The 16F87xA USART


			XSIA	98H)	Je Cant	read ow	NA CANA
R/W-0	R/W-0	R/W-0	R/W(0)	U-0	R/W-0	(R) (1) em	R/W-0
CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D
bit 7							bit 0
bit 7	Asyn Don't	chronous care.		elect bit			
	1 = N		<u>node:</u> de (clock e (clock fr				BRG)
bit 6	1 = 5	elects 9-b	smit Enat oit transmi oit transmi	ssion			
bit 5	1 = T	N: Transm ransmit e ransmit d	a distance of other other	bit			
	No	te: SR	EN/CREN	overri	des TXEI	N in Syn	c mode.
bit 4	1 = S	ynchrono	Mode Se us mode ous mode				
bit 3	Unim	plement	ed: Read	as '0'			
bit 2	BRG	H: High B	aud Rate	Select I	bit		
	1 = H	chronous ligh speed ow speed	d				
		hronous r					
bit 1	1 = T	T: Transm SR empty SR full	it Shift Re	gister S	Status bit		
bit 0	TX9E	: 9th bit o	of Transmi	it Data,	can be P	arity bit	

21

The 16F87xA USART

Steps for Using the asynchronous transmitter

- 1. Clear TRISC<6> bit to configure RC6 as output
- Set the SPBRG (0x99) register and BRGH (TXSTA<2>) bit to choose the appropriate baud rate (more on this later)
- Enable asynchronous serial port by clearing the SYNC (TXSTA<4>) bit and setting the SPEN bit (RCTSA<7>)
- 4. If interrupts are desired, set the TXIE (PIE1<4>), GIE (INTCON<7>), and PEIE (INTCON<6>) bits (3 levels of control : TKIE, PEIE & GIE)
- 5. If 9-bit transmission is desired, set the TX9 (TXSTA<6>) bit
- Enable transmission by setting the TXEN (TXSTA<5>), which will set the TXIF (PIR1<4>) bit
- If 9-bit transmission is selected, then the ninth bit should be loaded in TX9D (TXSTA<0>)
- 8. Load data in TXREG (0x19) to start the transmission



write to TXREG

end of shifting out the bits

from TSR.

Registers involved in asynchronous transmission

O IF TXREG is

WORD 1 → Transmit Shift Reg

not empty


DOTSR is not empty

reg. empty flag)

(Transmit shift reg. empty flag)

TRMT bit

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value all oth Rese	her
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	ROIF	0000 000x	0000 0	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0	0000
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -	-00x
19h	TXREG	USART Tra	nsmit Re	gister						0000 0000	0000 0	0000
8Ch	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0	0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -	-010
99h	SPBRG	Baud Rate	Generato	r Register		-				0000 0000	0000 0	0000



Stop bil = 1.

The 16F87xA USART

Asynchronous USART Receiver Operation Notes

- Data is received LSB first on RC7 pin
- Reception is enabled by the CREN bit
- At the heart of the block is the RSR register. Once a stop bit is detected, data is transferred to RCREG register, if it is empty, and the RCIF flag is set. (RCIF is cleared by hardware and it is read-only).
 On-receive interrupt can be enabled by RCIE bit
- The RCREG is FIFO double buffered register
 - can be used to receive bytes while reception continues in RSR
 - It can be read twice to read the received two bytes
 - If a <u>stop bit</u> is detected in RSR and the RCREG is still full, an overrun error occurs and is indicated in OERR bit (The word is RSR is lost)
 - If OERR bit is set, shifting stops in RSR and transfers to the RCREG is inhibited!
 - To clear the overrun error, clear the CREN bit.
- If the stop bit is received as clear in RSR a framing error occurs and is indicated by the FERR bit.
- The 9th bit of data RX9D and FERR are also double buffered. It is essential to read the RCSTA register before the RCREG to avoid losing the corresponding values of RX9D and FERR

(parity must be checked by user (software)).

28

The 16F87xA USART

			R	CSTA (18H)		Read-0	only, because
R/	W-0	R/W-0	R/W-0	R/W-0	U-0	(R-0	RO	R-10 determine
SF	PEN	RX9	SREN	CREN		FERR	OERR	RX9D by Tx
bit 7					W			bit 0
oit 7	1 = 5		ort Enable bit enabled (Confi lisabled	gures RX/D1	and TX/0	CK pins as s	erial port p	oins)
oit 6	1 = 5	9-bit Rece Selects 9-bit Selects 8-bit	and the same of th					
oit 5	Asyr	N: Single R schronous n t care	eceive Enable node	e bit				
	1 = E 0 = E	Enables sing Disables sin	ode - master gle receive gle receive eared after rec	ception is cor	mplete.			
		thronous me sed in this n						
oit 4	Asyn 1 = E	chronous n nables con	ous Receive E node atinuous receiv ntinuous recei	/e				
	1 = E				e bit CRE	N is cleared	(CREN o	verrides SREN)
oit 3	Unin	nplemente	d: Read as '0'					
oit 2	1 = F	R: Framing raming erro	or (Can be up	dated by read	ding RCRI	EG register	and receiv	e next valid byte)
oit 1	1 = 0	R: Overrun Overrun erro No overrun	or (Can be cle	ared by clea	ring bit CF	REN)		
oit O	RX9	D: 9th bit of	received data	, can be par	ity bit.			

The 16F87xA USART


Steps for Using the asynchronous receiver

- Set the SPBRG (0x99) register and BRGH (TXSTA<2>) bit to choose the appropriate baud rate
- Enable asynchronous serial port by clearing the SYNC (TXSTA<4>) bit and setting the SPEN bit (RCTSA<7>)
- If interrupts are desired, set the RCIE (PIE1<5>), GIE (INTCON<7>), and PEIE (INTCON<6>) bits
- 4. If 9-bit reception is desired, set the RX9 (RCSTA<6>) bit
- 5. Enable the reception by setting bit CREN (RCSTA<4>)
- 6. The RCIF (PIR1<5>) will be set when reception of one word is complete and an interrupt will be generated if RCIE is set
- 7. Read the RCSTA (0x18) to get the 9th bit and determine if any error occurred (OERR, FERR)
- 8. Read the 8-bit received data by reading RCREG (0x1A)
- 9. If any error occurred, clear the error by clearing the CREN

3U

The 16F87xA USART


Timing of asynchronous reception



Registers involved in asynchronous reception

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	ROIF	0000 000x	0000 0001
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -000
1Ah	RCREG	USART R	eceive Re	gister						0000 0000	0000 0000
8Ch	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	M=3	BRGH	TRMT	TX9D	0000 -010	0000 -01
99h	SPBRG	Baud Rate	Generat	or Register			-	•		0000 0000	0000 0000

* if an over run error occurs, The word in the RSR is lost. RCREGian be read twice to retrive the two bytes in the FIFO-reg. Over run bit OERR has to be cleared in software (its a read-only bit) of this is done by resetting the recieve enable (clear CREN bit, then <u>set</u> it again)



The 16F87xA USART

- The BAUD Rate Generator
 - The BAUD rate for USART is controlled by the value in the SPREG (99H), the SYNC and the BRGH bits in the TXSTA (19H)

 High.

SYNC	BRGH = 0	BRGH = 1
0 (asynchronous)	$\frac{F_{osc}}{64(SPBRG+1)}$	$\frac{F_{osc}}{16(SPBRG+1)}$
1 (synchronous)	$\frac{F_{os}}{4(SPBR)}$	

from data Sheet

TABLE 10-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

-	1	Fosc = 20 M	lHz	F	osc = 16 N	Hz		Fosc = 10 N	AHZ
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	-	-	-	-	-	-	-	*	-
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2
HIGH	1.221	-	255	0.977	-	255	0.610	-	255
LOW	312.500	-	0	250.000	-	0	156.250	-	0

BAUD		Fosc = 4 M	Hz	For	sc = 3.6864	MHz
RATE (K)	KBAUD	ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.300	0	207	0.3	0	191
1.2	1.202	0.17	51	1.2	0	47
2.4	2.404	0.17	25	2.4	0	23
9.6	8.929	6.99	6	9.6	0	5
19.2	20.833	8.51	2	19.2	0	2
28.8	31.250	8.51	1	28.8	0	1
33.6	-	-	-	-	-	-
57.6	62.500	8.51	0	57.6	0	0
HIGH	0.244	-	255	0.225	-	255
LOW	62.500	-	0	57.6	-	0

TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	Fosc = 20 MHz			Fosc = 16 MHz			Fosc = 10 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	-	*	*	-	-	-	*	-	*
1.2	-	*	-	-	-	46	-	-	-
2.4	-	-	-	-	~	-	2.441	1.71	255
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31
28.8	29.070	0.94	42	29.412	2.13	33	28.409	1.36	21
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10
HIGH	4,883		255	3.906	-	255	2.441	-	255
LOW	1250,000		0	1000.000		0	625.000	*	0

	F	osc = 4 MH	łz	Fosc = 3.6864 MHz			
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	-	in .	*	-	-	-	
1.2	1.202	0.17	207	1.2	0	191	
2.4	2.404	0.17	103	2.4	0	95	
9.6	9.615	0.16	25	9.6	0	23	
19.2	19.231	0.16	12	19.2	0	11	
28.8	27.798	3.55	8	28.8	0	7	
33.6	35.714	6.29	6	32.9	2.04	6	
57.6	62.500	8.51	3	57.6	0	3	
HIGH	0.977	-	255	0.9	-	255	
LOW	250,000		0	230.4	-	0	

Example

* check example in the website

A program to transmit 3 bytes stored in locations 0x40, 0x41, and 0x42 serially with no parity at a rate of 9.6 Kbps. Assume PIC 16F877A with oscillator frequency of 20 MHz

Requirements

- 1. setup the serial port for transmission
- 2. choose the appropriate value of SPBRG and BRGH to produce the required rate

Example: (co	onfiguration)
No parity	
9600 bps Fosc = 20M1	tz 006/14 as.
TRISC	7 6 (config. pod)
SPBRG	D'31' => for 9600 bps (with BRGH=0)
TX5TA	TX9 SYNCh BEGH X 0 0 0 X 0 X 0
RCSTA	Flag, we don't have control on it [1]
wecase about	the TXIF flag (we'll use polling). PIPI TXIF
INTCONX	PIEX (we don't want an interrupt).
TXSTA is C	by default ready.

Example

Example

#include p16F877A.inc ; include the definition file for 16F77A 0x0000 org ; reset vector goto START ; define the ISR 0x0004 org ISR ISR goto 0x0006 org ; Program starts here START bsf STATUS, RPO bcf STATUS, RP1 ; select bank 1 bcf TRISC, 6 ; set RC6 as output movlw D'31' movwf SPBRG ; set the SPBRG value TXSTA, TXEN bsf bcf STATUS, RP0 ; select bank0 RCSTA, SPEN bsf ; enable serial transmission movlw 0x40 mowf **FSR** ; FSR has the address of the first element

Example

TX INDF, W ; read byte to transmit movf movwf TXREG ; store in the transmission register FSR, F incf ; increment FSR to point to next address WAIT btfss PIR1, TXIF; check if the TXREG is empty goto WAIT FSR,W movf sublw 0x43 STATUS, Z ; check if all values were transmitted btfss TX goto DONE goto DONE end

Summary

- Serial communication transmits bits one after another in two modes: synchronous and asynchronous
- Stable and accurate clocking plays an important role in serial communication
- It is cheaper to use serial communication over long distances
- Some members of the 16 series are equipped with synchronous and asynchronous communication ports
- These ports can be configured to operated in different modes and rates

36

Data Acquisition and Manipulation


Chapter 11 Sections 1 - 3

Dr. Iyad Jafar


Outline

- Analog and Digital Quantities
- The Analog to Digital Converter
- Features of Analog to Digital Converter
- The Data Acquisition System
- The 16F873 ADC
- Summary

2



- > PIC16F84A has only digital I/O pins.
- -> Digital I/O pius caul be used to interface with analog devices.
- * Solution: use an external A/D converter.



Problem? we need to buy external A/D IC & interface it properly with the Micro controller.

* Solution: upgrade your Mcontroller to another one that has an internal AID, such as PIC16F778.

Analog and Digital Quantities

- Most signals produced by transducers are analog; continuously variable in time and can take infinite range of values
- Digital signals are discrete representation for the analog signals in time and value
- Digital signals perform better and are easier to work with
- Analog signals have to be converted into digital form in order to be processed by the microcontroller
- The device that performs this conversion is called Analog to Digital Converter (ADC)


3

Analog and Digital Quantities

Property	Analog	Digital
Representation	Continuous voltage or current	Binary Number
Precision	Infinite range of values	Only fixed number of digits combination are available
Resistance to Degradation	Suffers from drift, attenuation, distortion, interference. Recovery is hard	Tolerant to most forms of signal degradation. Error checking can be included for complete recovery
Processing	Processing using op amps and other sophisticated circuits. Limited, complex, and suffers from distortion	Powerful computer-based techniques
Storage	Analog storage for any length of time is almost impossible	All semiconductor memory techniques are digital

The Analog to Digital Converter

- Conversion to digital form requires two steps
 - Sampling
 - Quantization




why do we need to convert analog signals to digital?

because devices used to process these signals have limited processing

capabilities of limited storage (limited # of data words to be stored of limited length of each word). While analog quantities have infinite # of points (samples) in time of infinite possible values in magnitude (e.g. temperature)


Lessolved by

Quantization




Features of Analog to Digital Converter


- Conversion Characteristics
 - The ADC accepts a voltage that is infinitely variable and converts it to one of a fixed number of output values



Features of Analog to Digital Converter

Conversion Characteristics





* In slide #6, if we used quantization with \frac{1}{2 lsB offset}, output values will be as follow:

$$0 \le 000 < \frac{1}{2}V$$

$$\frac{1}{2}V \le 001 < 1\frac{1}{2}V$$

$$1\frac{1}{2}V \le 010 < 2\frac{1}{2}V$$

$$2\frac{1}{2}V \le 011 < 3\frac{1}{2}V$$

$$3\frac{1}{2}V \le 100 < 4\frac{1}{2}V$$

: Rel = 1r

- for an n-bit ADC:

$$Q_{e_{\text{max}}} = R \qquad (\text{without offset})$$

$$Q_{e_{\text{max}}} = \frac{R}{z} = \left(\frac{V^{+} - V^{-}}{2^{n+1}}\right) \qquad (\text{with offset})$$
in I/o wrue.

Example: 10-bit ADC , V= -2V, V= 4V

1. What is the input range? Vr = V+-V= 4-(-2) = 6V

2. find R? $R = \frac{V_r}{z^n} = \frac{6}{2!0} = 5.86 \text{ mV}$

3. Qe | max without offset = F = 5.86mV = F/2 = 2.93mV

4. if the digital value of some sample was (0000 011110)2, then what's the value of the sample?

(00 0001 1110) z = (2+4+8+16) = (30) 10 e this represents # of levels starting from - 2V

Sample Value = V + # of levels * R =-2 + 30 x 5.86 mV = (-1.824) V so, if you want to know the value, you have to do some mater inside the Moutroller.

actual value = Sample value - Qe

cond.

5. if the input value = 3.5 V, then what's the digital output?

* think about what will change if used a quantization with offset.

La sample value wont change! only Qe.

Features of Analog to Digital Converter

- Reference voltages [V_{min}, V_{max}]
 - Determine the acceptable range of input analog voltage
 - Out of range input values are clipped
 - Unipolar or bipolar
 - Should be stable and accurate for proper operation
 - Input range $V_r = V_{max} V_{min}$

Resolution

- The amount by which the input voltage has to change to go from one output value to another
- The more the output bits the more the output steps and finer is the conversion
- Resolution = V_r / 2ⁿ
- Quantization error Q = resolution / 2

Features of Analog to Digital Converter

Conversion Characteristic

Quantization error as a function of ADC bits

n	No. of quantisation levels	Max. quantisation error as % of range	Quantisation error for range of 5 V
3	8	6.25	312.50 mV
4	16	3.13	156.25 mV
5	32	1.56	78.13 mV
6	64	0.781	39.06 mV
8	256	0.195	9.77 mV
10	1 024	0.0488	2.44 mV
12	4 096	0.0122	0.61 mV
16	65 536	0.00076	38.1 μV


Q

Features of Analog to Digital Converter

- - Time for the ADC to do the conversion
 - Slow ADCs are used with low frequency signals
 - High accuracy ADCs take longer to complete conversion

Digital Interface


- Made up of control signals and data outputs
- Data outputs serial or parallel




The Analog to Digital Converter

- · ADC Types (depending on the type of algorithms & implementation).
 - Dual Ramp ADC
 - Slow but with high accuracy
 - Flash Converter ADC
 - Fast but less accuracy
 - Used with high speed signals such as video and radar
 - Successive Approximation ADC
 - Medium speed and accuracy
 - Used in general-purpose industrial applications
 - Commonly found in embedded systems

11





- + Filtering is done for two major reasons ..
 - 1) to remove the noise.
 - 2) to limit the signal's Bandwidth. (remove some freq. component that are actually Part of the signal) -> to match the speed of the A/D (avoid aliasing)
 - Sampling theorem states that a signal can be reconstructed exactly from its samples if the samples were taken at a vale equals at least twice the BW of the signal.

Fs > BW*2 > (nyquest rate: at Fs=BW*2)

*if BW = 10KHz = You have to sample at at least 20KHz

*What if BW = 10KHz & A1D cannot run at speed higher than 5KHz?

We use a filter to limit the BW of the signal & match the speed of the Apc.

* e.g. if the speed (rate) of ADC is 1KHz, then the faster signal it can

take is 0.5KHz, & if we want to share the ADC with multiple devices

(e.g. 2 devices) the faster signal is 0.25KHz for each. & so on.

The Data Acquisition System

Elements of data acquisition system

- Amplification
 - Most sensors produce low voltages
 - Need to amplify to exploit the input range of the ADC
 - Voltage level shifting might be needed for bipolar signals
- Filtering
 - Pick the actual signal and restrict its frequency content to the sampling rate of the ADC to avoid aliasing
 - Remove unwanted signals
- · Analog multiplexer [the select lines are digital, while input & output signals are amalog.
 - Used when working with multiple inputs instead of using multiple ADCs (multiple devices share the same ADC, [one at a time]).


 (which reduces the cast).
 - Semiconductor switches * disadvantage: You have to care about the speed with along with & as a sixtle and the speed with along with & as a sixtle and the speed with along the sixtle and the sixtle and the speed with along the sixtle and the speed with along the sixtle and the sixtle


The Data Acquisition System


Elements of data acquisition system

- Sample and Hold
 - ADCs are unable to convert accurately a changing signal
 - We need to capture the sample value and hold it for the duration of the conversion process we can't use tatches since we're working

Acquisition time!







* We have two sources of error: 2. Sampling error. 1. Quantization error. case#1 case 1 * Vs = 4.9 V(actual value) = Vc - error = 0.01 V FUE Sample value if Ve=Vs (idealy). =4.9V * Vc=0.7Vs=3.43V (the switch is opened error = 1+0.9= 1.9 V too early). case2 Sample Value = 3V = Eacquisition + Qe 2 * if the acquistion error is less than the step size it would affect the total Viv error.

So, we want Vs-Ve < Qe (hide the acquisition error whithin the quantization error).

take the extreme case:

now, take the worst case: Vs is going from min to max. value during acq.

cout.

$$V_c = V_s \left(1 - \frac{1}{z^{n+1}}\right) = V_s \left(\frac{z^{n+1} - 1}{z^{n+1}}\right)$$

for
$$N=10$$
: $V_c = V_s \left(\frac{2047}{2048}\right) = \left[0.9995 V_s\right]$


0.9995 Vs = Vs (1-e-t/PC)

So, we have to wait (7.6 Rs CHOW) sec. before opening the switch. after closing the switch.

The Data Acquisition System

Elements of data acquisition system


Sample and Hold



Acquisition time increase as we increase the resolution of the ADC

The Data Acquisition System

Typical Timing Requirements for Analog to Digital Conversion



15

Data Acquisition in Microcontroller Environment

- Embedded systems need ADCs; usually they are integrated within the MC as 8 or 10 bit ADCs
- Integration is not easy!
 - Proper operation of ADCs demands clean power supply and ground and freedom of interference
 - This is not easily available in digital devices
- Compromise accuracy of integrated ADCs!

17

The PIC 16F87xA ADC Module

Device	Pins	Features
16F873A 16F876A	28	3 parallel ports, 3 counter/timers, 2 capture/compare/PWM, 2 serial, 5-10-bit ADC, = Schannels the amount of the a
16F874A 16F877A	40	5 parallel ports, 3 counter/timers, 2 capture/compare/PWM, 2 serial, 8 10-bit ADC, = 8 channels (8-to-2 mox) 2 comparators

in PIC16F 873 -> PORTA (5-bits) / Ano: An: 7


in OTC16F877 -> PORTA(5-bits) / Ano: An4

porta(s-bits) / Ano: Any

* porta(s-bits) / Ano: Any

* porta(s-bits) / Ans: An7

REO: RE2



Related Registers

- Operation is controlled by two SFRs
 - ADCONO 0x1F
 - ADCON1 0x9F
- Conversion result (10-bit) is placed in two SFRs
 - ADRESL 0x9F
 - ADRESH 0x1E
- ADC interrupts and flags are available in
 - PIF1 0x8C
 - PIR1 0x0C
- Related registers (1/0 Pins config.)
 - TRISA 0x85
 - TRISE 0x89 (in 40-pin devices)

The PIC 16F87xA ADC Module

Controlling the ADC

(1) Switching on

- The ADC is switched on/off by setting/clearing ADON bit (ADCON0<0>).
- It is preferred to turn the ADC off when it is not needed as it offers some power savingthe period of the clock that

(2) Setting Conversion Speed


- Operation of the ADC is governed by a clock with period TAD operation
- For correct conversions, T_{AD} must be 1.6 us at least
- The ADC clock can be selected by software (2Tosc, 4 Tosc, 8 Tosc, 16 T_{OSC}, 32 T_{OSC}, 64 T_{OSC}, or internal RC <u>2-4</u> us) (8/101/52/61
- Selection of ADC clock source is through ADCS2 (ADCON1<6>), ADCS1:ADCSO (ADCONO<7:6>) < 3-bits: 8 choices.
- If the system clock is fast (>500KHz), use it to derive the ADC) clock. Otherwise, use the internal RC.

* you have to optimize the speed of the CIK with the speed of the signal fortminimum possible power consumption without loosing the data

Controlling the ADC

Setting Conversion Speed

A full 10-bit conversion requires 12 T_{AD}



Tconv=

The PIC 16F87xA ADC Module

Controlling the ADC

(3) Configuring Inputs and Voltage Reference

- The ADCON1 and TRIS registers control the operation of the A/D port pins
- Inputs AN7 to AN0 can be configured as analog inputs or digital inputs.
- AN3 (RA3) and AN2 (RA2) can be used as the inputs for the external reference voltages separately
- Configuration is made through PCFG3:PCFG0 (ADCON1<3:0>) 6 to configure the Status of the Pins

(4) Channel Selection

[Anglog / Digital / (yt, Ver for RAZ fRAS)] We can select one out of five (or eight channels) as the analog input select lines for the

Use bits CHS2:CHS0 (ADCON0<5:3>)

selection of the channel closes the sampling switch (acquisition starts).

Controlling the ADC

(5) Starting Conversion and Flagging its End

- (ADCONO<2>) bit
- Once the conversion is complete, this bit is cleared to indicate the end of conversion
- The GO/DONE' bit should not be set using the same instruction that turns on the A/D. (WM?)

1. We have to wait for the A/D to start up properly. (transient time) 2. 2 2 2 2 2 4 the acquisition time.

* There 2 indicators for the end of conversion:

- 1. DONE bit.
- 2. ADIF (interrupt flag).


24

The PIC 16F87xA ADC Module

Controlling the ADC

(6) Formatting the result

- The ADC result is 10-bit data that is placed in ADRESH and ADCRESL (0x 1E and 0x9E respectively)
- The result can be left justified or right justified
- Selection of desired format is through the ADFM (ADCON1<7>)



ADCONO Register 0x1F

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
oit 7	1						bit (

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bold)

ADCON1 <adc\$2></adc\$2>	ADCON0 <adc\$1:adc\$0></adc\$1:adc\$0>	Clock Conversion	
0	00	Fosc/2	
0	01	Fosc/8	
0	10	Fosc/32	
(1) X d	ent 11	FRC (clock derived from the internal A/D RC oscillator) -	7 the
1	00	Fosci4	SAME
1	01	Fosc/16	
1	10	Fosc/64	
1	11	FRC (clock derived from the internal A/D RC oscillator)	

bit 5-3 CHS2:CHS0: Analog Channel Select bits 000 = Channel 0 (ANO) PAO RAI 001 = Channel 1 (AN1) 010 = Channel 2 (AN2) 011 = Channel 3 (AN3) RA4 100 = Channel 4 (AN4) 101 = Channel 5 (AN5) REI 110 = Channel 6 (AN6) 111 = Channel 7 (AN7)

> by default 0000

> > all are analog

aso, take care

When you want

to use port Af as digital I/O P

with V= VOD 4 V= VSS

GO/DONE: A/D Conversion Status bit bit 2

When ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)

0 = A/D conversion not in progress

bit 1 Unimplemented: Read as '0'

bit 0 ADON: A/D On bit

1 = A/D converter module is powered up

0 = A/D converter module is shut-off and consumes no operating current

The PIC 16F87xA ADC Module

ADCON1 Register 0x9F

			A S. A. wife S. A.	Chioco	I UNU	8		d
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADFM	ADCS2	-	_	PCFG3	PCFG2	PCFG1	PCFG0	

bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in shaded area and in bold)

bit 5-4 Unimplemented: Read as '0'

bit 7

PCFG3:PCFG0: A/D Port Configuration Control bits bit 3-0

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	Α	Α	Α	VDD	Vss	8/0
0001	Α	Α	Α	Α	VREF+	A	A	A	AN3	Vss	7/1
0010	D	D	D	Α	А	Α	Α	Α	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	A	Α	А	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	Α	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	Α	А	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D			0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	A	Α	Α	Α	VDD	Vss	6/0
1010	D	D	А	A	VREF+	А	Α	Α	AN3	Vss	5/1
1011	D	D	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	А	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	Α	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Related Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on MCLR, WDT
08h,88h, 108h,188h	INTCON	GIE	PEIE	TMROIE	INTE	RBIE	TMROIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1F	0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	ROIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1E	0000 0000	0000 0000
1Eh	ADRESH	A/D Resu	tt Registe	r High Byl	е					XXXX XXXX	טעעט עעטע
9Eh	ADRESL	A/D Resu	It Registe	r Low Byte	>					XXXX XXXX	טטעט טעטט
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2	-	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
85h	TRISA	_		PORTA D	Data Direction	Register				11 11111	11 1111
05h	PORTA	_		PORTA D	ata Latch wh	en written	: PORTA pin	s when re	ad	0x 0000	Ou 0000
89h ⁽¹⁾	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	la Direction	n bits	0000 -111	0000 -111
09h ⁽¹⁾	PORTE		_	_		_	RE2	RE1	REO	xxx	uuu


The PIC 16F87xA ADC Module

- Steps for using the A/D module
 - 1. Configure the A/D module
 - Select analog pins/voltage reference and digital I/O (ADCON1)
 - Select the A/D channel (ADCONO)
 - Select the conversion clock (ADCONO)
 - d. Turn the A/D module on (ADCONO)
 - 2. Configure interrupts (if desired) (3 control levels: ADIE, PETE forE.)
 - Clear ADIF (PIR1<6>) and set ADIE (PIE1<6>)
 - Set PEIE (INTCON<6>) then set GIE (INTCON<7>)
 - 3. Wait the required acquisition time by hardware or software
 - 4. Start conversion by setting the GO/DONE' bit
 - i) by polling the interrupt flag ADIF or DONE. 5. Wait for conversion complete - 2) delay for Trawersion. then read the result
 3) wait for interrupt while doing sthe else.
 - 6. Read the A/D result register pair ADRESH:ADRESL

The analog input model

Rss: R Sampling Switch.

RIC: R inter Connect.




Legend: CPIN = input capacitance

VT = threshold voltage

ILEAKAGE = leakage current at the pin due to various junctions

Ric = interconnect resistance SS = sampling switch

CHOLD = sample/hold capacitance (from DAC)



30

Previous CKT:

Rs

Tacq. = 7.6 Rs CHold (this is under the assumption that we want sampling error equal to Qe & n=10).

Actual amalog CKT:

Ric < 1 K. S. from data sheet.

Rss is function of Vop (check slide 30)

(the supply)

also, from data Sheet: You have to add other terms to accumedate for other things.

Tacq = 7.6 Req CHold

Tacq = TAMP + THold + Tremp.

Samplifier working as a coeficient buffer with very high impedence (to acquire the max. possible portion of the input signal).

Calculating conversion speed (Qerror is ½ LSB)

A/D Total Time = Acquisition Time + A/D Conversion time
$$= T_{ACQ} + 12 * T_{AD}$$
TACQ = Amplifier settling time
$$+ \text{Hold capacitor charging time}$$

$$+ \text{Temperature coefficient}$$
TACQ = $T_{AMP} + T_{HOLD} + T_{COFF}$
THOLD = $-(R_{IC} + R_{SS} + R_S) * C_{HOLD} * \ln(1/2^{(n+1)})$

$$= -(R_{IC} + R_{SS} + R_S) * 120 \text{ pF * } \ln(1/2048)$$

$$= 7.6 * R*C \text{ us}$$

Conversion Time = 2 μ s + 7.6RC + (Temperature – 25°C)(0.05 μ s/°C) + 12 T_{AD}

The PIC 16F87xA ADC Module

Calculating conversion speed example

$$R_{SS} = 7k\Omega \ (V_{DD} = 5V), \ R_{IC} = 1k\Omega, \ R_S = 0,$$
 Temp = 35 °C, $T_{AD} = 1.6 \ \mu s$ $t_{ac} = 2 \ \mu s$ $+ 7.6(7k\Omega + 1k\Omega + 0)(120pF)$ $+ (35 - 25)(0.05 \ \mu s/^{\circ}C)$ $= 2 + 7.3 + 0.5 = 9.8 \ \mu s$

سعx. عان المامرا الا ونعة لا error الم Total time = t_{ac} + $12T_{AD}$ = 9.8 + 19.2 μ s = 29 μ s

error منعة الم Maximum sampling rate ~= 34.5 KHz

: we can't sample a signal with BW > 34.5k

/Ts

0.0

- Repeated Conversions
 - When a conversion is complete, the converter waits a period of 2*TAD before it is available to start a new conversion

 to be accurate this time must be added to Trom. Trow = 14 TAD.
 - This time has to be added to the conversion time!
- Trading off conversion speed and resolution Check
 - If resolution is not an issue, then we can start the conversion with correct clock then we switch it to higher clock
 - Consider only bits produced before switching the clock


33

The PIC 16F87xA ADC Module

Example: use the ADC in PIC 16F877A to obtain one sample of an analog signal connected RAO. Assume the ADC clock to be Fosc/8 and reference voltage to be internal. The PIC is operating with Fosc = 4 MHz, VDD = 5 v, and temperature 25 C. The result should be right justified.

Setup:


- 1) set RAO as analog input
- 2) select the clock
- 3) generate appropriate delays (Tacq = 2+ 7.6 * (1K + 7K) * 120 pF = 9.3 us ~= 10 us)



Example

		#include org	p16F877A.inc 0x0000	; include the definition file for 16F77A ; reset vector
		goto	START	
1.0		org	0x0004	; define the ISR
18	SR	goto	ISR	
		org	0x0006	; Program starts here
S	TART	bsf	STATUS, RP0	; select bank 1
		movlw	B'00000001'	
		movwf	TRISA or 0000	; set RA0 as input
		movlw	B'10001110' 1100	; set RA0 as input ; select RA0 as analog input, result right ; justified, and internal reference voltage
		movwf	ADCON1	
		bcf	STATUS, RP0	; select bank 0
		movlw	B'01000001'	; turn on ADC, clock Fosc/8, select ; channel 0
35		movwf	ADCON0	

Example



Summary

- Most signals produced by transducers are analog in nature, while all processing done by a microcontroller is digital.
- Analog signals can be converted to digital form using an analog-to-digital converter (ADC).
- The 16F873A has a 10-bit configurable ADC module
- Data values, once acquired, are likely to need further processing, including offsetting, scaling and code conversion.

The Human and Physical Interface

Chapter 8
Sections 1 - 9


Dr. Iyad Jafar

Outline

- Introduction
- From Switches to Keypads
- LED Displays
- Simple Sensors
- Actuators
- Summary

Introduction


- Humans need to interface with embedded systems; input data and see response
- Input devices: switches, pushbuttons, keypads, sensors
- Output devices: LEDs, seven-segment displays, liquid crystal displays, motors, actuators



3

Introduction

Examples



Fridge Control Panel



Photocopier Control Panel


Introduction

Examples



Car Dashboard

• If you want to input digital information to the Heontroller, you can use switches. e.g.: input numbers 0-9 (we need 4 pins).



-> Problems:

- * We need too many pins to implement bigger numbers.
- * using switches is not user friendly. Also, not all users are familiar with binary numbers. solution: Use Keypads.

Moving From Switches to Keypads

- Switches are good for conveying information of digital nature
- They can be used in multiples; each connected to one port pin
- In complex systems, it might not be feasible to keep adding switches ?!
- Use keypads!
 - Can be used to convey alphanumeric values
 - A group of switches arranged in matrix form




digital por



6

Moving From Switches to Keypads

Interfacing keypad with Microcontroller ...
Internal Structure of Keypad



column

- * Assume all pins are configured as impuds: >If no button is pressed, you'll read [111111]; since pins will be connected to Vs. > When you press a button (e.g: [1]), you'll also read [111111]! 30, pressing the button did it change the input value of * Solution: interacing the keypad with the Microcontroller is actually done in 2 Steps: 1. Configure 'Low connections' (4:7) as inputs. & 'column connections' as outputs foutput logic zero at column pins (1:3).

 → if no button is pressed you'll read [1111]. [0111] This value can be used to know the row number - if you press a button (e.g. 1), you'll read This zero indicates that the * Some the resulting value, then go to Step 2. pressed button is in the first row. (either 1,2 or 3) (نقلب 2. configure column connections' as inputs & Row connections' as outputs. الدنيا (9: Lg15 I output logic zero at row pins (4:7). -) If no button is pressed, you'll read [111]; since pins are connected to Vs. will connect the line to logic o (~GND). > if a button is pressed (e.g.1), you'll read [011] Now, the button is fully identified by both its row of column numbers. this value can be used to know the column's
 - * To be able to detect pressing of a button you can connect (row pins) to PORTB pins (4:7) of activate port Bon-change interrupt.

so, when Pressing button #1 well have:


Step 2 Sin this case OII the wation

of the (0) is the same as COL. or ROW *


DO 111

* The last step is to determine which label is assigned to the resulting Row*

& column *.




Moving From Switches to Keypads How to Determine the Pressed Key



Key	Value Read
1	0111 011X (doubt
2	0111 101X
3	0111 110X
4	1011 011X
5	1011 101X
6	1011 110X
7	1101 011X
8	1101 101X
9	1101 110X
*	1110 011X
0	1110 101X
#	1110 110X

Moving From Switches to Keypads Using Keypad in a Microcontroller




Moving From Switches to Keypads

Example

A program to read an input from a 4x3 keypad and displays the equivalent decimal number on 4 LEDs. If the pressed key is not a number, then the LEDs should be all on.

- The keypad will be connected to MC as follows
 - Rows 0 to 3 connected to RB7 to RB4, respectively.
 - Columns 0 to 2 connected to RB3 to RB1, respectively.
- Use PORTB on-change interrupt
- Connect the LEDs to RAO-RA3
- Based on the pressed key, convert the row and column values to binary using a lookup table

* hardware implementation:



GOTO

Keypad Interfacing Example

#include P16F84A.INC ROW_INDEX EQU 0X20 COL_INDEX EQU 0X21 ORG 0X0000 **GOTO** START ORG 0X0004 GOTO ISR START **BSF** STATUS, RPO MOVLW B'11110000' MOVWF TRISB ; SET RB1-RB3 AS OUTPUT AND ; RB4-RB7 AS INPUT MOVLW B'00000000' MOVWF TRISA ; SET RAO-RA3 AS OUTPUT BCF STATUS, RPO ; INITIALIZE PORTB TO ZERO * input pins
affected CLRF **PORTB** MOVE PORTB,W ; CLEAR RBIF FLAG BCF INTCON, RBIF BSF INTCON, RBIE BSF INTCON, GIE ; ENABLE PORT b CHANGE INTERRUPT LOOP

; WAIT FOR PRESSED KEY

Keypad Interfacing Example

ISR MOVF PORTB, W ; READ ROW NUMBER

> MOVWF **ROW INDEX**

BSF STATUS, RPO; READ COLUMN NUMBER

MOVLW B'00001110'

MOVWF **TRISB**

BCF STATUS, RPO

CLRF **PORTB** MOVF PORTB, W MOVWF COL_INDEX

CALL CONVERT ; CONVER THE ROW AND COLUMN

RST PB DIRC BSF STATUS, RPO; PUT THE PORT BACK TO INITIAL SETTINGS

> MOVLW B'11110000'

MOVWF TRISB ; SET RB1-RB3 AS OUTPUT AND

MOVLW B'00000000'; RB4-RB7 AS INPUT

MOVWF TRISA ; SET RAO-RA3 AS OUTPUT

BCF STATUS, RPO CLRF **PORTB**

MOVF PORTB, W ; REQUIRED TO CLEAR RBIF FLAG

BCF INTCON, RBIF

RETFIE

CONVERT

chicks the

Location of

determine corno

Bon-no-

Keypad Interfacing Example

BTFSS COL_INDEX,3; IF 1ST COLUMN, COL INDEX=0

MOVLW

COL_INDEX,2; IF 2ND COLUMN, COL_INDEX=1 BTFSS

MOVLW

BTFSS COL_INDEX,1; IF 3RD COLUMN, COL_INDEX=2

MOVLW 2

MOVWF COL INDEX; STORE THE COLUMN INDEX

FIND_ROW **BTFSS** ROW_INDEX,7; IF 1ST ROW, ROW INDEX=0

MOVLW

BTFSS ROW INDEX,6; IF 2ND ROW, ROW INDEX=1

MOVLW

BTFSS ROW_INDEX,5; IF 3RD ROW, ROW INDEX=2

MOVLW 2

BTFSS ROW_INDEX,4; IF 4TH ROW, ROW_INDEX=3

MOVLW

MOVWF **ROW INDEX**

; CONTINUED ON NEXT PAGE

Keypad Interfacing Example

COMPUTE_VALUE MOVF ROW_INDEX, W ; KEY # = ROW_INDEX*3 + COL_INDEX **ADDWF** ROW INDEX, W ROW INDEX, W **ADDWF ADDWF** COL INDEX, W ; THE VALUE IS IN W ; CHECK IF VALUE IS GREATER THAN 11. THIS HAPPENS WHEN THE BUTTON IS RELEASED ; LATER, AN INTERRUPT OCCURS WITH ALL SWITCHES OPEN, SO THE MAPPED VALUE IS; ; ABOVE 11 MOVWF 0X30 ; COPY THE BUTTON NUMBER OXOC) = (11) MOVLW after lifthe before pushing Button is 0X30,W **SUBWF** entering still pressed theTSE **BTFSC** STATUS, C; WILL NOT WORK CORRECTLY, OVERFLOW OCCURS (Pushing & I cleared the Button) LL the flag GOTO PB 4: PB7 MOVF 0X30, W CALL TABLE MOVWF ; DISPLAY THE NUMBER ON PORTA PORTA LL **RETURN** new value so, in this case when the botton is released, the for the lately - 13 value will become [111] & a false interrupt will that will be occur! & it'll have an index (ID) > 11. 80, an error will happen. Thus we add a code to check for this considered as the previous value where any change on if will issue an interrupt!

Keypad Interfacing Example

TABLE	ADDWF	PCL, F
	RETLW	0X01
	RETLW	0X02
	RETLW	0X03
	RETLW	0X04
	RETLW	0X05
	RETLW	0X06
	RETLW	0X07
	RETLW	0X08
	RETLW	0X09 *
	RETLW	OXOF ; ERROR CODE
	RETLW	0X00 # (all ones)
	RETLW	OXOF ; ERROR CODE
	END	

(Output devices)
LED Displays

- Light emitting diodes are simple and effective in conveying information
- However, in complex systems it becomes hard to deal with individual LEDs

minimization (10)

- Alternatives
 - Seven segment displays
 - Bargraph
 - Dot matrix
 - Star-burst








16


Seven Segment Display


controller will source

C the current


Common Cathode








* How to interface 7-segment displays with pIC16F877?



* what if we want to implement a 4-digits Clock? We'll need 7x4 = 28 pins ! is also, it will require excessive power supply requirements.

-> Solution: Apply "Digits multiplexing"

e.g: Z-digits counter:



*The digits are activated continuously in turn. (each one takes (\$~20)ms in general).

If this was done at the right speed, human eye will be tricked into thinking that all digits are beig continuously lit. (time sharing). (8"=20-15 sty= digital continuously lit.)


So, if we want to implement 4-digits clocks we need: $4\times7=28$ pins (without multiplexing) $1\times7+4=11$ pins (with =)

G digits control bits.

cont,

* Can I cut the cost more?


Duse decoders to control digits. e.g. for 2 digits, use (1-to-2) decoder.



for the 4-digits case we'll need 1x7+1024 = 7+2=9pins

: to control (n) digits we'll need (log n) pius instead of (n) pius.

2 Use BCD-to-7 segment decoder




we'll need 4 pins insted of 7 to connect 7-segments.

: for the 4-digits case we'll need 1x4+2=6 pins only.

1x4+2=6 pins only.

Seven Segment Display


Multiplexing of seven segment digits



Connection	Port Bit
Segment a	RB7
Segment b	RB6
Segment c	RB5
Segment d	RB4
Segment e	RB3
Segment f	RB2
Segment g	RB1
Segment dp	RB0
Digit 1 drive	RAO
Digit 2 drive	RA1
Digit 3 drive	RA2
Digit 4 drive	RA3

Seven Segment Display

Multiplexing of seven segment digits



Seven Segment Display

Example

A program to count continuously the numbers 0 through 99 and displays them on two seven segment displays. The count should be incremented every 1 sec. Oscillator frequency is 3 MHz.

He design is the same as the 2-digits example discussed before.

- connect the seven segment inputs a through g to RBO through RB6 respectively
- connect the gates of the controlling transistors to RAO (LSD) and RA1 (MSD)
- the main program will be responsible for display and multiplexing every 5 ms

with a delay = a base

time unit (here = 8ms)

(by software) untill reaching

base time unit * count = 1 sec. (in this example count must reach 100)

(for the 2 digits) or (thr 1/thr 2)

(D use timer Of (Hardware delay) to count for 1 sec. & interrupt when it over flows.

20

Seven Segment Display Example

#INCLUDE PICF84A.INC

LOW_DIGIT EQU 0X20
HIGH_DIGIT EQU 0X21
COUNT EQU 0X22

ORG 0X0000
GOTO START
ORG 0X0004
GOTO ISR

ISR GOTO ISR
START BSF STATUS, RPO

MOVLW B'00000000'; set port B as output

MOVWF TRISB

MOVWF TRISA ; SET RAO-RA1 AS OUTPUT

BCF STATUS, RP0
CLRF PORTB
CLRF PORTA

CLRF LOW DIGIT ; CLEAR THE COUNT VALUE

CLRF HIGH_DIGIT
CLRF COUNT

71

Seven Segment Display Example

DISPLAY BSF PORTA, 0

BCF PORTA, 1

MOVF LOW_DIGIT, W ; DISPLAY LOWER DIGIT

CALL ; GET THE SEVEN SEGMENT CODE

MOVWF PORTB

CALL DELAY_5MS ; KEEP IT ON FOR 5 MS

BCF PORTA, 0 BSF PORTÀ, 1

MOVF HIGH_DIGIT, W ; DISPLAY HIGH DIGIT

CALL ; GET THE SEVEN SEGMENT CODE\

MOVWF PORTB

CALL DELAY_5MS ; KEEP IT ON FOR 5 MS

; CHECK IF 1 SEC ELAPSED

INCF COUNT,F ; INCREMENT THE COUNT VALUE IF TRUE

MOVF COUNT, W
SUBLW D'100'
BTFSS STATUS, Z

GOTO DISPLAY ; DISPLAY THE SAME COUNT

Seven Segment Display Example

; TIME TO INCREMENT THE COUNT

CLRF COUNT

INCF LOW_DIGIT, F; INCREMENT LOW DIGIT AND CHECK IF > 9

MOVF LOW_DIGIT, W

SUBLW 0X0A
BTFSS STATUS, Z
GOTO DISPLAY
CLRF LOW_DIGIT

INCF HIGH_DIGIT, F; INCREMENT HIGH DIGIT AND CHECK IF > 9

MOVF HIGH_DIGIT, W

SUBLW 0X0A

BTFSS STATUS, Z

GOTO DISPLAY

CLRF HIGH_DIGIT

GOTO DISPLAY

23

Seven Segment Display Example

D'250'

DELAY_5MS MOVLW

MOVWF 0X40

REPEAT NOP

NOP NOP

NOP NOP

NOP

NOP NOP

NOP
DECFSZ 0X40,1
GOTO REPEAT

RETURN


Seven Segment Display Example

TABLE	ADDWF	PCL, 1	
	RETLW	B'00111111'	;'0'
	RETLW	B'00000110'	;'1'
	RETLW	B'01011011'	;'2'
	RETLW	B'01001111'	;'3'
	RETLW	B'01100110'	;'4'
	RETLW	B'01101101'	;'5'
	RETLW	B'01111101'	;'6'
	RETLW	B'00000111'	;'7'
	RETLW	B'01111111'	;'8'
	RETLW	B'01101111'	;'9'


END

25

* If you don't want to use a look-up table, use a BCD-to-7 segment decoder



* In order not to do multiplexing by software, you can add additional hardware to do the work



*This needs a lot of additional hardware, which will increase the cost, space of complexity espicially for big # of digits.


Sensors

- Embedded systems need to interface with the physical world
- Must be able to detect the state of the physical variables and control them
- Input transducers or sensors are used to convert physical variables into electrical variables
 - Light sensors
 - Temperature sensors
- Output transducers convert electrical variables to physical; actuators

The Microswitch

(sensitive switch).





27


Sensors Light-dependent Resistors

(passive sensor).


- A light-dependent resistor (LDR) is made from a piece of exposed semiconductor material
- When light falls on it, it creates hole—electron pairs in the material, which improves the conductivity.

Illumination (lux)	R _{LDR} (Ohms)	Vo	
Dark	2M	5	
10	9000	2.36	
1000	400	0.19	






(Interfacing a light-dependent Resistor (LOR) with pic 16F877)



during complete darkness (no light) -> conductivity is minimum -> Resistivity

maximum (open CKT) -> high Voltage (max.) * Alight - 1 conductivity - LRIPR - LVin.

(e.g.) you can design a system with multiple thresholds, where crossing a threshold lights a specific * of LEDs



Sensors


Optical Object Sensing

not accurate (active sensors; they produce of for distance calculations,

- Useful in sensing the presence or closeness of objects
- The presence of object can be detected
 - If it breaks the light beam


detected

of 1 closeness of the object A light intensity of the reflected beam If it reflects the light beam A current flowing through collecter (icai)



Sensors Opto-sensor as a Shaft Encoder

Useful in measuring distance and speed




Sensors

Ultrasonic Object Sensor


uses ultrasonic waves instead of light)

- Based on reflective principle of ultrasonic waves
- An ultrasonic transmitter sends out a burst of ultrasonic pulses and then the receiver detects the echo
- If the time-to-echo is measured, distance can be measured



30

now, what if we want to <u>control</u> the environment variables e.g.: controling Street lights. based on light intensity.



*the picrocontroller will control turning on and off the light bulb, it's not going to power it (since it needs 220V)!

* Thus, we use an electromechanical Switch (relay)

(5) When we output logic 1 (45V) from RB1, current will flow through the coil producing a magnetic field, which will attract the switch towards the cil, then the switch is opened. The light is turned off.

(5) When we output logic low (ov), no current will flow, thus the magnetic field=0 of the spring will pull the switch to close. Thus, the light will turk on.

Actuators: motors and servos

- Embedded systems need to cause physical movement
- Linear or rotary motion
- Most actuators are electrical in nature
 - Solenoids (linear motion)
 - Servo motors (rotary motion)
 - DC or stepper motors (rotary motion)











DC Motors


- Range from the extremely powerful to the very small
- Wide speed range
- Controllable speed
- Good efficiency
- Can provide accurate angular positioning with angular shafts
- Only the armature winding needs to be driven





33

* DC Motor:



*direction of rotation depends on the direction of the applied current.

-as long as the DC motor is powered, it continuously rotates.

* (an we use it to control how far we go?


Yes, but it's hard (you need a feed back system)


beg: optical shaft encoder.

DC motor is very easy to use when it's supposed to rotate continuously. But when accurate positioning is needed it requires additional hardware. A good afternative in this # case is to use stepper motor. (which can move in steps).

Stepper Motors

 A stepper motor (or step motor) is a synchronous electric motor that can divide a full rotation into a large number of steps.





*if you keep switching on foff the I coils with the previous sequence,
You can get continuous motion but it would be smooth as in Oc motors.
So, usually stepper motors aren't used for fast of continuous motion.

*To increase the # of Steps, you can increase # of coils f(or) # of magnetic poles (on the Shaft).

* Proplem? #of pius needed to interface stepper motor with Mcontroller depends on # of coils which is usually big. -> solution: use servo motor. (only one pin)

Stepper Motors

Features


- Simple interface with digital systems
- Can control speed and position
- More complex to drive
- Awkward start-up characteristics
- Lose torque at high speed
- Limited top speed
- Less efficient

Servo Motors

most servo motors doesn't provide full rotation (360°), usually

comercial servo motors expects the period of the cycle (ON-OFF) to

- Allows precise angular motion
- The output is a shaft that can take an angular position over a range of 180°
- The input to the servo is a pulse stream whose width determines the angular position of the shaft



35

Interfacing to Actuators


- Microcontrollers can drive loads with small electrical requirements
- Some devices, like actuators, require high currents or supply voltages
- Use switching devices
 - Simple DC switching using BJTs or MOSFETs
 - Reversible DC switching using H-bridge

*digital relays can be connected directly to Acontrollers, while other types might need high current to control the switch > I max for the

37

Interfacing to Actuators

Simple DC interfacing




(1) interface directly when you have small witage of current requirements.
(2) use an external

1) use an external source of put an electronic switch to control corrent


flow Con-Off

Interfacing to Actuators

Simple DC interfacing



Resistive load




Inductive load

39

*This concept is general, not only for motors!





Free wheeling diode: it's used to protect the switching device from being damaged by the reverse current of an inductive load. I it's placed so that it doesn't and not when the current is being supplied to the load.

Interfacing to Actuators

Simple DC interfacing

Characteristics of two popular logic-compatible MOSFETs


Power Transistors:

Characteristic	ZVN4206A	ZVN4306A
Maximum drain-to-source voltage, V _{DS} (V)	60	60
Maximum gate-to-source threshold, $V_{GS(th)}$ (V)	3	3
Maximum drain-to-source resistance when 'on', $R_{DS(on)}(\Omega)$	1.5	0.33
Maximum continuous drain current, ID	600 mA	1.1 A
Maximum power dissipation (W)	0.7	1.1
Input capacitance (pF)	100	350

- Why do we prefer MOSFET transistors over BJT?
 - I we need almost zero current to control MOSFET transistor (what matters is the Gate Voltage VGS).
 - to bias the transistor.

Interfacing to Actuators

Driving Piezo Sounder and Opto-sensors




- Piezo sounder ratings: 9mA, 3-20 V
- The opto-sensor found to operate well with 91 Ohm resistor. The diode forward voltage is 1.7V. The required current is about 17.6 mA


Slide(41): in this CKT we used external power supply = SV, of total current required to drive the CKT was I tot = (17.6+9) n = 26.6 mA. So, Since the required voltage = Vpp (internal Mcontroller voltage) of Itot < I max sourced by the port, why didn't we use the

Montroller to source the current?

O to reduce the load on Mcontroller.




* let's take the following scenario:




Solution:

→ Basic idea: use Switching.



problem? we don't want mechanical switches—thus we use transistors.



RB1 RB0

O ; motor is OFF

O ; CCW rotation

I O; CW rotation


* instead of implementing this CKT, we can use an H-bridge IC [L2930] which contains 2 bridges.

Gor we can use 1-to-2 decoder (this only applies when I want the motor to be always rotating; because when we use a decoder we can have either (01) or (10) but not (00).

Interfacing to Actuators

Reversible DC Switching


- DC switching allows driving loads with current flowing in one direction
- Some loads requires the applied voltage to be reversible; DC motors rotation depends on direction of current
- Use H-bridge!



*You can use it to connect up to 4 motors by dividing each of the 2 H-bridge into 2 half bridges & Use thinto connect 2 motors with fixed direction of rotation.

Interfacing to Actuators

Reversible DC Switching




Peak output current 1.2 A per channel

that's why we connect it to a heat sink.

Interfacing to Actuators

Reversible DC Switching Driving three motors using L293D



43


More on Digital Input

- When acquiring digital inputs into the microcontroller, it is essential that the input voltage is within the permissible and recognizable range of the MC
- Voltage range depends on the logic family; TTL, CMOS,
- Interfacing within the same family is safe
- What for the case
 - Interfacing to digital sensors
 - Signal corruption
 - Interference

45


More on Digital Input

PIC16F873A Port Characteristics




More on Digital Input

Forms of Signal Corruption




More on Digital Input

Clamping Voltage Spikes (for harmful spikes)



- All ports are usually protected by a pair of diodes
- An optional current limiting resistor can be added if high spikes are expected
- If $R_{prot} = 1K\Omega$ and the maximum diode current is 20 mA when Vd = 0.3v, then what is the maximum positive voltage spike that can be suppressed.


48



-> What is the minimum (max. negative) Spike that can be suppressed? $0.3 - R_{prot.} * 20mA - V_s = 0$ $V_{s} = -19.7 V$

More on Digital Input

Analog Input Filtering




- Can use Schmitt trigger for speeding up slow logic edges.
- Schmitt trigger with RC filter can be used to <u>filter voltage</u> spikes.


More on Digital Input

Switch Debouncing

- Mechanical switches exhibit bouncing behavior
- The switch contact bounces between open and closed
- A serious problem for digital devices ?!




Simple switch interface



Switch debouncing!! hardware and/or software techniques

50



* to solve this problem :-


1- by hardware: to determine the logic level use schmitt trigger buffer with LPF.

to suppress the spikes (high freq. components).

2- by software:


use software delays to


make sure that ISR doesn't
finish before releasing the
Button & it settles down.





More on Digital Input

Switch Debouncing (HW solution)











More on Digital Input

Switch Debouncing (Software Solution).





Summary

- Microcontrollers must be able to interface with the physical world and possibly the human world
- Switches, keypads and displays represent typical examples for interfacing embedded systems with the humans
- Microcontrollers must be able to interface with a range of input and output transducers.
- Interfacing with sensors requires a reasonable knowledge of signal conditioning techniques
- Interfacing with actuators requires a reasonable knowledge of power switching techniques

53

Taking Timing Further

Chapter 9

Dr. Iyad Jafar

Outline

- Introduction
- Review of Timer 0 Module
- Timer 1 Module
- Timer 2 Module
- Capture/Compare/PWM (CCP)
- Digital-to-Analog Conversion
- Frequency Measurement
- Summary


not included in * the final exam.

2

Introduction


- Why do we need timers?
 - Maintaining continuous counting functions
 - Recording ('capturing') in timer hardware the time an event occurs
 - Triggering events at particular times
 - Generating repetitive time-based events
 - Measuring frequency, e.g., motor speed

Review of Timer 0 Module



* prescalar can
be used for both
internal f external
clocks.
So, for example, you
can increment the
count once for
each 4 push button
presses.

File Addre	ess	F	le Address
00h	Indirect addr.(1)	Indirect addr. (1)	80h
Oth	TMR0	OPTION_REG	8th
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h



More Timer Modules

Device	Pins	Features
16F84A	18	1 8-bit timer 1 5-bit port 1 8-bit port
16F873A 16F876A	28	3 parallel ports, 3 counter/timers, 2 capture/compare/PWM, 2 serial, 5 10-bit ADC, 2 comparators
16F874A 16F877A	40	5 parallel ports, 3 counter/timers, 2 capture/compare/PWM, 2 serial, 8 10-bit ADC, 2 comparators

Timer 1 Module

Features


- 16-bit timer/counter (0000H FFFFH)
- Count value in TMR1H (0x0F) and TMR1L (0x0E)
- TMR1 operation controlled by T1CON (0x10)
- Three clock sources
- O Internal clock Fosc/4
- External input (RCO/T1OSO/T1CKI) for counting purposes
 - Count on rising edge (after the first falling edge)
- (3) External oscillator (RC1/T1OSI/CCP2)
 - Removes the dependency on the main oscillator
 - Intended for low frequency oscillation up to 200KHz (typically 32.768 KHz)

time

Counting continue in sleep mode

6

Timer 1 Module



Note 1: When the T1OSCEN bit is cleared, the inverter is turned off. This eliminates power drain.


Timer 1 Module

T1CON Register (0x10)

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		1	T1CKPS1	T1CKPS0	T10SCEN	TISYNC	TMR1CS	TMR10N
	bit 7							bit 0
bit 7:6	Unim	nlame	nted: Read as	· 'O'				Gthere's am
bit 5:4					k Prescale Sele	act hite		explicit bit to turn on 4
Dit 3.4				er i iriput Cioci	A Frescale Sel	ect bits		to turn on t
			scale value					off the timer
			scale value					(while in TMRO)
			scale value					u asnt.
bit 3	T105	CEN: T	imer1 Oscilla	tor Enable bit				Lut It was
	1 = 0	scillato	r is enabled					marked to
	0 = 0	scillato		ne oscillator in	verter and feed	lback resisto	r are turned o	Clock 109
bit 2				Clock Input Sy	ynchronization	Select bit		default,
	When	TMR1	CS = 1:					when the of the clos
	1 = Do	o not sy	nchronize ext	ternal clock in	put			of the coo
	0 = Sy	nchror	nize external c	lock input				Changes
	When	TMR1	CS = 0:					changed internal
	This b	it is ign	nored. Timer1	uses the inter	nal clock when	TMR1CS = (0.	external
bit 1	TMR1	CS: Tir	mer1 Clock So	ource Select b	iŧ			is connec
					KI (on the rising	g edge)		is connecting of the counting
			dock (Fosc/4)					Counting
bit 0	TMR1	ON: Ti	mer1 On bit					Coorting
		nables ops Tir						

Timer 2 Module

- Features
- to be accurate it's a timer not a counter since it has no choice to connect an external clock as a source.
- 8-bit counter/timer
- Count value in TMR2 register (0x11)
- TMR2 operation controlled by T2CON (0x12)
- No external clock input
- Has Capture and Compare register PR2 (0x92) and pulse width modulation capability



Timer 2 Module

T2CON Register (0x12)

				_			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR20N	T2CKPS1	T2CKPS0
bit					*		bit 0
7							

bit 7 Unimplemented: Read as '0'

bit 6:3 TOUTP\$3:TOUTP\$0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

.

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1:0 T2CKP\$1:T2CKP\$0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1

01 = Prescaler is 4

1x = Prescaler is 16

Timer 2 Module The PR2 register, comparator and prescaler

 Timer2 has a period register PR2 (0x92) that can be preset by the programmer

 The content of this register is continuously compared with the Timer2 when it is running

needed Time = 4 x Prescalar * (PR2-TMR2

MRZ inltial


Jalue

1 cycle is

When TMR2 equals PR2,

TMR2 is cleared

- The comparator output (same as TMR2IF in PIR) is high which can be used as interrupt if TMR2IE (PIE) is set
- The comparator output can be post-scaled by T2OUTPS3:T2OUTPS0 bits (T2CON)



Capture/Compare/PWM Modules

- Embedded systems need to deal with time events such as setting an alarm or recording the time of an event
- This can be easily achieved by adding one or more registers to the timer/counter registers
 - A register that records the time. It is called the Capture register
 - A register that triggers an alarm. It is called the Compare register
- The PIC 16 series combine these functionalities in the Capture/Compare/PWM (CCP) modules which interact with Timer1 and Timer2 modules **CCP Mode** Timer Resource
- The PIC16F873A has two such modules
 - Each has two 8-bit registers CCP1H (0x16) and CCP1L (0x15) for module CCP1 and CCP2H (0x1C) and CCP2L (0x1B) for module CCP2

Capture

Compare

PWM

Timer1

Timer1

Timer2


- These registers can be used to capture a value from the timer, store the value to compare with, or store the duty cycle of PWM stream
- Mode of operation is controlled by CCP1CON (0x17) and CCP2CON (0x1D) registers

* in order to capture ' time we need:

1) Timer 2) register to store the 'captured' time 3) interface with the event (electrical signal, it might be edge triggered or level triggered.)

* in order to 'compare' time we need:


1) timer 2) register to store the value to 1 compared with timer 3) Action (to do when values are equal).



Capture/Compare/PWM Modules

Capture Mode

- The compare register operates like a stopwatch!
- Can record the value of the timer when an event occurs




Block diagram of CCP1 module in capture mode

Capture/Compare/PWM Modules

Compare Mode

- The value stored in CCPR1H and CCPR1L is continuously compared to Timer1 registers
- The associated output pin can be set or cleared



Block diagram of CCP1 module in compare mode

Capture/Compare/PWM Modules

CCP Control Registers: CCP1CON and CCP2CON

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit O

bit 7:6 Unimplemented: Read as '0'

bit 5:4 DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0 Capture Mode:

Unused

Compare Mode:

Unused

PWM Mode:

These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3:0 CCPxM3:CCPxM0: CCPx Mode Select bits

> 0000 = Capture/Compare/PWM off (resets CCPx module) 0100 = Capture mode, every falling edge in falling edge mode I can't 0101 = Capture mode, every rising edge 0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge use prescalar

1000 = Compare mode,

Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)
1001 = Compare mode,

Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)

1010 = Compare mode,

Generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected)

1011 = Compare mode, > in this case, an internal Hardware trigger Trigger special event (CCPIF bit is set) is generated which may be used to

initiate an action.

11xx = PWM mode

8.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note:

The special event trigger from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

INTERACTION OF CCP MODULES

Due to the modularity of the PIC16CXXX peripherals, future devices with two or more CCP modules on a device are possible. Each CCP module operates independently from the others, though their interaction with the timer resources must be taken into account.

When two or more CCP modules exist on a device, there can be an interaction between the CCP modules. This interaction is shown in Table 3. These interactions do NOT include any interaction (S/W) caused by the main program nor the interrupt service routines of the CCP sources.

Interaction of Two Capture Modes

When two CCP modules are in a Capture mode, Timer1 is the time-base for both captures. This means that they will have the same capture resolution, as determined by the Timer1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the device.

Interaction of One Capture Mode and One Compare Mode

When one CCP module is in a Capture mode and a second CCP module is in Compare mode, Timer1 is the time-base for both the captures and the compare. This means that the capture and the compare will have the same resolution, as determined by the Timer1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RCO/T1OSO/T1CKI pin), but must be synchronized to the processor clock. Also, care must be taken in that the compare can be configured to clear TMR1 register (when in special Trigger mode). Care must be taken in system design to ensure that this clearing of the TMR1 register does not have any negative impact on the capture function.

Interaction of Two Compare Modes

When two CCP modules are in a Compare mode, Timer1 is the time-base for both compares. This means that they will have the same compare resolution, as determined by the Timer1 prescaler and frequency of the timer/counter clock. This clock can come from an external source (on the RC0/T1OSO/T1CKI pin), but must be synchronized to the processor clock. Since the compare modules can be configured to clear TMR1 register (when in special Trigger mode), care must be taken in system design to ensure that this clearing of the TMR1 register does not have any negative impact on the compare function. If both compares are configured with a special trigger, which clears the TMR1 register, then the compare register that is closest to (but greater than) the TMR1 register value is the compare value that will reset the TMR1 register. Example 1 shows a possible case.

Interaction of Two PWM Modes

When two CCP modules are in a PWM mode, Timer2 is the time-base for both PWM outputs. This means that they will have the same PWM frequency and update rates, as determined by the Timer2 prescaler and frequency of the device. The resolution of the two PWMs may be different, since each CCP module has its own CCPxX:CCPxY bits for high resolution mode. These bits are found in the CCPxCON<5:4> register.

CONCLUSION

The Capture/Compare/PWM modules offer enormous flexibility in the use of the device timer resources. As with all resources, care must be taken to ensure that no adverse system complications can occur with the interaction between multiple CCP modules. The programs for simple operation of the various CCP modes should be a good foundation for modifications to suite your particular needs.

Table 14-3: Interaction of Two CCP Modules


CCPx Mode	CCPy Mode	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None


Capture/Compare/PWM Modules

Pulse Width Modulation

e.g. servo motors


 In many applications, it is required to have a stream of pulses with controllable width/duration





 In embedded systems this can be done in software or hardware How can we do it?

1) By Software:




but in this case, the Montroller is occupied of reserved to run this code.

better solution is to use hardware delays (TMRO) with interrupts. instead of software delay loops.

2) By hardware : (use ecp module)


Capture/Compare/PWM Modules

Pulse Width Modulation (software)




Capture/Compare/PWM Modules

Pulse Width Modulation (using CCP module)



Capture/Compare/PWM Modules

Pulse Width Modulation (using CCP module)



Tond - speed & -> 1 power consumption.

Capture/Compare/PWM Modules

Pulse Width Modulation (using CCP module)

Calculations


 t_{on} = (pulse width register) × (PWM timer input clock period) = (pulse width register) × { T_{osc} × (Timer2 prescale value)}


pulse width register = CCPR1L :: CCP1CON<5:4>

21

PWM and Digital To Analog Conversion

- PWM is perhaps primarily used for load control
- Xincluded
- Can be used for simple and effective digital-to-analog conversion
 - Space-ratio is fixed
 - Low pass filter the PWM stream to obtain a DC signal with some ripple





- Space-ratio is modulated
 - Varying output voltage is produced

PWM and Digital To Analog Conversion



```
clrf pointer

sin_loop

movf pointer,w

call sin_table ;get most significant byte

movwf ccprll ;move it to the PWM output

incf pointer,f ;increment the pointer

movf pointer,w

call sin_table ;get the MS byte

andlw B'11000000'; we only use ms 2 bits
```

23

PWM and Digital To Analog Conversion



Generating a Sine Wave

```
movwf temp
bcf status,c ;adjust for CCP1CON
rrf temp,f
rrf temp,w
iorlw B'00001100' ;set some CCP1CON bits
movwf ccp1con
incf pointer,f
movf pointer,w
...
call delay1
goto sin_loop
```

PWM and Digital To Analog Conversion



```
Sin_Table

addwf pcl,1

retlw 00 ;0 degrees, higher byte

retlw 00 ;0 degrees, lower byte

retlw 03 ;2 degrees, higher byte

retlw 5A ;2 degrees, lower byte

retlw 06 ;4 degrees, higher byte

retlw 0B2 ;4 degrees, lower byte

.....
```

25

Frequency Measurement



- Frequency measurement is a very important application of both counting and timing
- Both a counter and a timer are needed
 - The timer to measure the reference period of time
 - The counter to count the number of events within that time.

Measurand frequency	
Fixed, known time period _	

All incoming cycles in this time period to be measured

Write a program to flash a LED that is connected to RA0 continuously such that it is ON for 3 seconds and OFF for 3 seconds. Use TIMER1 module to generate the delay and assume Fosc = 4MHz.

TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR	all	e on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
0Eh	TMR1L	Holding R	egister	for the Leas	st Significar	t Byte of the	16-bit TM	R1 Registe	r	XXXX	XXXX	uuuu	uuuu
0Fh	TMR1H	Holding R	egister i	for the Mos	t Significant	Byte of the	16-bit TMF	R1 Register		XXXX	XXXX	uuuu	uuuu
10h	T1CON	' —	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

27

Example 1

Maximum time that can be measured by TMR1 is

 How about we configure TMR1 to measure 0.5 sec and use a software counter (post-scaler) to count six times

$$0.5 = N * 1 usec * P \rightarrow N = 62500, P = 8$$
TMR1H:TMR1L = $65536 - 62500 = 3036 = 0x0BDC$
 \rightarrow TMR1H = 0x0B, TMR1L = 0xDC

T1CON = 0x30

***		T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	T10N
0	0	1	1	0	0	0	0

```
Example 1
COUNTER
                EQU
                           0x20
                # include
                           "PIC16F877.INC"
                        0x0000
                org
                goto
                        START
                        0x0004
                org
ISR
                goto
                        ISR
START
                        STATUS, RP1
                bcf
                                        ; select bank 1
                bsf
                        STATUS, RPO
                clrf
                       TRISA
                                        ; set RAO as output
                movlw B'00000110'
                                        ; configure RAO as digital
                                          it's analog by default.
                movwf ADCON1
                bcf
                        STATUS, RPO
FLASH
                       0x06
                                         ; initialize counter to 6
                movlw
                movwf COUNTER
WAIT 3sec
                movlw
                       0x0B
                        TMR1H
                movwf
                                         ; initialize TMR1H
```

```
movlw 0xDC
                                        ; initialize TMR1L
                movwf TMR1L
                movlw 0x30
                movwf T1CON
                                        ; initialize T1CON
                bsf
                        T1CON, TMR1ON; enable timer 1
WAIT p5sec
                btfss
                        PIR1, TMR1IF
                                        ; wait for overflow
                goto
                        WAIT p5sec
                bcf
                        T1CON, TMR1ON; stop timer
                bcf
                        PIR1, TMR1IF
                                     ; clear interrupt flag
                decfsz
                       COUNTER, F
                       WAIT_3sec
                goto
                movlw
                      OxFF
                                      ; change the state of RAO
               xorwf
                        PORTA, F
               goto
                        FLASH
               end
```

Consider the contents of the following registers

TMR2 = D'44'

PR2 = D'100'

T2CON = 0x39

If the instruction *bsf T2CON, T2ON* is executed, then how long does it take to set the TMR2IF in the PIR1 register? Assume Fosc = 8 MHz.

31

Example 2

T2CON

	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	T2ON	T2CKPS1	T2CKPS0
0	0	1	1	1	0	0	1

- Initially, the timer is off
- Executing the instruction enables the timer
- The time required to set the TMR2IF is
 Time = (PR2+1) * prescaler * postscaler * 4 /Fosc
 if TMR2 is initialized to zero.
- However, TMR2 = 44. So the time is

 Time = (PR2-TMR2+1) * 4 * 4/8MHz + (PR2+1) * 4 *

 4/8MHz * 7 = 1528 usec

1+7=8% (post scalar).

Write a program that configures and uses the CCP1 module in PIC16F873A to generate a periodic square wave of frequency 50 Hz and 25% duty cycle. Assume that Fosc = 800 KHz.

Requirements

- 1) Configure RC2 as output
- Configure TIMER2 module and compute the values to be placed in CCPR1L and PR2 registers which determine the duty cycle and the cycle time, respectively
- 3) Turn on the timer

33

Example 3

TABLE 8-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all o	e on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2								CCP2IF		0		0
8Ch	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2								CCP2IE		0		0
87h	TRISC	PORTC D	ata Directio	n Register						1111	1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	ister						0000	0000	0000	0000
92h	PR2	Timer2 M	odule's Peri	od Register						1111	1111	1111	1111
12h	T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM Registe	r 1 (LSB)					XXXX	XXXX	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/PV	VM Registe	r 1 (MSB)					XXXX	XXXX	uuuu	uuuu
17h	CCP1CON	_		CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/C	Compare/PV	VM Registe	r 2 (LSB)					XXXX	XXXX	uuuu	uuuu
1Ch	CCPR2H	Capture/C	pture/Compare/PWM Register 2 (MSB)								XXXX	uuuu	uuuu
1Dh	CCP2CON			CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

- PWM signal specs
 - T = 1/50 = 0.02 sec
 - Ton = 0.25 * T = 0.005 sec
- Need to configure the CCP1 and TIMER2
 - PR2 register
 T = (PR2+1) * 4 * Tosc * prescaler
 if we assume prescaler = 16, then PR2 = 249
 - Pulse-width register CCPR1L:CCP1CON<5:4>
 Ton = PWR * Tosc * prescaler
 already the prescaler is chosen to be 16 → PWR = 250 =0xFA
 → CCPR1L = B'00111110' and CCP1CON<5:4> = B'10'
 - T2CON = 0x06
 - CCP1CON = B'00101100'

35

Example 3

```
# include
                          "PIC16F877.INC"
                       0x0000
               org
               goto
                       START
                       0x0004
               org
ISR
                       ISR
               goto
START
                                       ; select bank 1
               bcf
                       STATUS, RP1
               bsf
                       STATUS, RPO
                                       ; set RC2 as output
               bcf
                       TRISC, 2
               movlw D'249'
               movwf PR2
                                       ; set the cycle time in PR2
                       STATUS, RPO
               bcf
               movlw 0x3E
               movwf CCPR1L
                                       ; set the ON time in CCPR1L
               bcf
                       CCP1CON, 4
                                       ; specify the LSBs of the ON time
                       CCP1CON, 5
               bsf
```

bsf CCP1CON, 3

bsf CCP1CON, 2; configure CCP1 in PWM and

movlw 0x06

movwf T2CON ; configure timer 2 and enable it

DONE goto DONE

end

37

Summary

- Timing is essential element of embedded systems design
- Wide range of timers is available in PIC microcontrollers with clever add-on features such as capture, compare, and pulse width modulation
- It is very occasional to have several timers running simultaneously in an embedded system

Registers involved in asynchronous transmission

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	ROIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	nsmit Re	egister		•				0000 0000	0000 0000
8Ch (Bank1)	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h (Bank1)	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h (Bank1)	SPBRG	Baud Rate	Generate	or Register						0000 0000	0000 0000
		-									

Registers involved in asynchronous reception

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	ROIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Re	gister						0000 0000	0000 0000
8Ch (Bank1)	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h (Bank1)	TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h (Bank1)	SPBRG	Baud Rate	Generat	or Register						0000 0000	0000 0000

TXSTA register (Bank1 RP0=1, PR1=0)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D
bit 7		•					bit 0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode: Don't care.

Synchronous mode:

1 = Master mode (clock generated internally from BRG)

0 = Slave mode (clock from external source)

bit 6 TX9: 9-bit Transmit Enable bit

1 = Selects 9-bit transmission

o = Selects 8-bit transmission

bit 5 TXEN: Transmit Enable bit

> 1 = Transmit enabled o = Transmit disabled

Note: SREN/CREN overrides TXEN in Sync mode.

bit 4 SYNC: USART Mode Select bit

1 = Synchronous mode

0 = Asynchronous mode

bit 3 Unimplemented: Read as '0'

BRGH: High Baud Rate Select bit

Asynchronous mode:

1 = High speed

o = Low speed

Synchronous mode: Unused in this mode.

bit 1 TRMT: Transmit Shift Register Status bit

1 = TSR empty

o = TSR full

bit 0 TX9D: 9th bit of Transmit Data, can be Parity bit

R/W-0	RW-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit (
SPEN: Ser	ial Port Ena	ble bit					
	ort enabled ort disabled		RC7/RX/D	T and RC6/T	X/CK pins a	as serial port	pins)
RX9: 9-bit F	Receive Ena	able bit					
	9-bit recept 8-bit recept						
SREN: Sing	gle Receive	Enable bit					
Asynchrono Don't care.	ous mode:						
1 = Enable 0 = Disable	us mode – N es single rec es single rec leared after	eive	complete.				
Synchronou Don't care.	us mode – S	Slave:					
CREN: Cor	ntinuous Re	ceive Enable	e bit				
	ous mode: s continuous s continuou						
			til enable bi	t CREN is de	eared (CRE	N overrides	SREN)
ADDEN: A	ddress Dete	ct Enable b	it				
		-bit (RX9 = ; letection, en	_	upt and load	of the receiv	ve buffer whe	en RSR<8
o = Disable	es address	detection, al	bytes are	received and	ninth bit ca	n be used as	s parity bit
FERR: Fran	ming Error b	oit					
1 = Framing 0 = No fram		be updated	by reading	RCREG regi	ster and red	ceive next va	alid byte)
OERR: OV	errun Error	bit					
1 = Overrur 0 = No ove		be cleared	by clearing	bit CREN)			

Baud rate generator:

SYNC	BRGH = 0	BRGH = 1
0 (asynchronous)	$\frac{F_{osc}}{64(SPBRG+1)}$	$\frac{F_{osc}}{16(SPBRG+1)}$
1 (synchronous)	$\frac{F_{osa}}{4(SPBR)}$	

TABLE 10-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	F	osc = 20 M	Hz	F	osc = 16 N	lHz	1	Fosc = 10 N	MHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3									
1.2	1.221	1.75	255	1.202	0.17	207	1.202	0.17	129
2.4	2.404	0.17	129	2.404	0.17	103	2.404	0.17	64
9.6	9.766	1.73	31	9.615	0.16	25	9.766	1.73	15
19.2	19.531	1.72	15	19.231	0.16	12	19.531	1.72	7
28.8	31.250	8.51	9	27.778	3.55	8	31.250	8.51	4
33.6	34.722	3.34	8	35.714	6.29	6	31.250	6.99	4
57.6	62.500	8.51	4	62.500	8.51	3	52.083	9.58	2
HIGH	1.221		255	0.977		255	0.610		255
LOW	312.500		0	250.000		0	156.250		0

		Fosc = 4 M	Hz	Fo	sc = 3.6864	MHz
0.3 1.2 2.4 9.6 19.2 28.8 33.6 57.6 HIGH	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.300	0	207	0.3	0	191
1.2	1.202	0.17	51	1.2	0	47
2.4	2.404	0.17	25	2.4	0	23
9.6	8.929	6.99	6	9.6	0	5
19.2	20.833	8.51	2	19.2	0	2
28.8	31.250	8.51	1	28.8	0	1
33.6						
57.6	62.500	8.51	0	57.6	0	0
HIGH	0.244		255	0.225		255
LOW	62.500		0	57.6		0

TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

maum	F	osc = 20 M	Hz	F	osc = 16 M	Hz	F	osc = 10 M	Hz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3									
1.2									
2.4							2.441	1.71	255
9.6	9.615	0.16	129	9.615	0.16	103	9.615	0.16	64
19.2	19.231	0.16	64	19.231	0.16	51	19.531	1.72	31
28.8	29.070	0.94	42	29,412	2.13	33	28.409	1.36	21
33.6	33.784	0.55	36	33.333	0.79	29	32.895	2.10	18
57.6	59.524	3.34	20	58.824	2.13	16	56.818	1.36	10
HIGH	4.883		255	3.906		255	2,441		255
LOW	1250.000		0	1000.000		0	625.000		0

BAUD		osc = 4 Mi	łz	Fos	c = 3.6864	MHz
RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3						•
1.2	1.202	0.17	207	1.2	0	191
2.4	2.404	0.17	103	2.4	0	95
9.6	9.615	0.16	25	9.6	0	23
19.2	19.231	0.16	12	19.2	0	11
28.8	27.798	3.55	8	28.8	0	7
33.6	35.714	6.29	6	32.9	2.04	6
57.6	62.500	8.51	3	57.6	0	3
HIGH	0.977		255	0.9		255
LOW	250.000		0	230.4		0

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on MCLR, WDT
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch (Bank1)	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
1Eh	ADRESH	A/D Resu	It Registe	r High Byte	9					xxxx xxxx	uuuu uuuu
9Eh (Bank1)	ADRESL	A/D Resu	It Registe	r Low Byte	9	xxxx xxxx	עטטע טעעע				
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	-	ADON	0000 00-0	0000 00-0
9Fh (Bank1)	ADCON1	ADFM	ADCS2	-	-	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
85h (Bank1)	TRISA	-	-	PORTA D	ata Direction	Register				11 1111	11 1111
05h	PORTA	-	-	PORTA D	ata Latch wh	en written	: PORTA pin	s when re	ad	0x 0000	0u 0000
89h ⁽¹⁾ (Bank1)	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Dat	ta Direction	n bits	0000 -111	0000 -111
09h ⁽¹⁾	PORTE	_	_	-	-	_	RE2	RE1	RE0	xxx	uuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers are not available on 28-pin devices.

ADCONO Register 0x1F

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
oit 7							bit

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in bol	d)
---	----

ADCON1 <adcs2></adcs2>	ADCON0 <adc\$1:adc\$0></adc\$1:adc\$0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

000 = Channel 0 (AN0)

001 = Channel 1 (AN1)

010 = Channel 2 (AN2)

011 = Channel 3 (AN3)

100 = Channel 4 (AN4)

101 = Channel 5 (AN5)

110 = Channel 6 (AN6)

111 = Channel 7 (AN7)

bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'
- bit 0 ADON: A/D On bit
 - 1 = A/D converter module is powered up
 - 0 = A/D converter module is shut-off and consumes no operating current

ADCON1 Register 0x9F

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	-	-	PCFG3	PCFG2	PCFG1	PCFG0
hit 7							bit (

bit 7 ADFM: A/D Result Format Select bit

> 1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'. 0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in shaded area and in bold)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	ANO	VREF+	VREF-	C/R
0000	A	Α	Α	Α	A	Α	A	A	VDD	Vss	8/0
0001	Α	A	A	Α	VREF+	Α	A	Α	AN3	Vss	7/1
0010	D	D	D	Α	A	Α	A	A	VDD	Vss	5/0
0011	D	D	D	Α	VREF+	A	Α	A	AN3	Vss	4/1
0100	D	D	D	D	Α	D	Α	A	VDD	Vss	3/0
0101	D	D	D	D	VREF+	D	A	Α	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D	-	_	0/0
1000	Α	Α	Α	Α	VREF+	VREF-	Α	Α	AN3	AN2	6/2
1001	D	D	Α	Α	Α	Α	Α	Α	VDD	Vss	6/0
1010	D	D	Α	Α	VREF+	Α	A	А	AN3	Vss	5/1
1011	D	D	A	Α	VREF+	VREF-	Α	Α	AN3	AN2	4/2
1100	D	D	D	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1101	D	D	D	D	VREF+	VREF-	Α	A	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	A	VDD	Vss	1/0
1111	D	D	D	D	VREF+	VREF-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O C/R = # of analog input channels/# of A/D voltage references


TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all c	e on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMROIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch (Bank1)	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
0Eh	TMR1L	Holding R	legister t	for the Leas	st Significan	t Byte of the	16-bit TM	R1 Registe	r	жж	хххх	uuuu	uuuu
0Fh	TMR1H	Holding R	tegister t	for the Mos	t Significant	Byte of the	16-bit TMF	R1 Register		XXXX	XXXX	uuuu	uuuu
10h	TICON	-	-	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

TMR1 MODULE:



T1CON Register (0x10)

	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	T1CKPS1	T1CKPS0	T10SCEN	TISYNC	TMR1CS	TMR10N
hit 7							bit 0

- bit 7:6 Unimplemented: Read as '0'
- bit 5:4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- bit 3 T10SCEN: Timer1 Oscillator Enable bit
 - 1 = Oscillator is enabled
 - 0 = Oscillator is shut off. The oscillator inverter and feedback resistor are turned off to eliminate power drain
- bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR1CS = 0:

- This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.
- bit 1 TMR1CS: Timer1 Clock Source Select bit
 - 1 = External clock from pin T1OSO/T1CKI (on the rising edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR10N: Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1


TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	e on: BOR	all	e on other sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch (Bank1)	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 M	lodule's Re	gister						0000	0000	0000	0000
12h	T2CON	-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h (Bank1)	PR2	Timer2 P	eriod Regis	ter						1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

TMR2 MODULE:



T2CON Register (0x12)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6:3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

i

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1:0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1

01 = Prescaler is 4

1x = Prescaler is 16

TABLE 8-4: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value of all othe Resets	er
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 00	0u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 00	000
0Dh	PIR2	-	-	-	_	-	-	-	CCP2IF	0		-0
8Ch (Bank1)	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 00	00
8Dh (Bank1)	PIE2	_	_	_	_	_	_	_	CCP2IE	0		-0
87h (Bank1)	TRISC	PORTC D	ata Direc	tion Registe	er					1111 1111	1111 11	11
0Eh	TMR1L	Holding R	egister fo	r the Least	Significant I	Byte of the 1	6-bit TMR	1 Register		XXXX XXXX	uuuu uu	nuu
0Fh	TMR1H	Holding R	egister fo	r the Most S	Significant E	lyte of the 1	6-bit TMR	Register		XXXX XXXX	uuuu uu	uu
10h	T1CON	-	-	T1CKPS1	T1CKPS0	T10SCEN	TISYNC	TMR1CS	TMR10N	00 0000	uu uu	nuu
15h	CCPR1L	Capture/C	ompare/	PWM Regis	ter 1 (LSB)					XXXX XXXX	uuuu uu	nuu
16h	CCPR1H	Capture/C	ompare/	PWM Regis	ter 1 (MSB)					XXXX XXXX	uuuu uu	nuu
17h	CCP1CON	-	-	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 00	00
1Bh	CCPR2L	Capture/C	ompare/	PWM Regis	ter 2 (LSB)		•			XXXX XXXX	uuuu uu	uu
1Ch	CCPR2H	Capture/C	Capture/Compare/PWM Register 2 (MSB)								uuuu uu	nuu
1Dh	CCP2CON	-	-	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 00	00

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on 28-pin devices; always maintain these bits clear.

TABLE 8-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: BOR	all o	e on other sets
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF(1)	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	-	_	-	_	-	-	_	CCP2IF		0		0
8Ch (Bank1)	PIE1	PSPIE(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh (Bank1)	PIE2	-	-	-	-	-	_	-	CCP2IE		0		0
87h (Bank1)	TRISC	PORTC D	PORTC Data Direction Register								1111	1111	1111
11h	TMR2	Timer2 M	odule's Reg	jister						0000	0000	0000	0000
92h (Bank1)	PR2	Timer2 M	odule's Peri	od Register	r					1111	1111	1111	1111
12h	T2CON	-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/C	Compare/PV	VM Registe	r 1 (LSB)					XXXXX	XXXX	uuuu	uuuu
16h	CCPR1H	Capture/C	Capture/Compare/PWM Register 1 (MSB)						жж	XXXXX	uuuu	uuuu	
17h	CCP1CON	-	-	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/Compare/PWM Register 2 (LSB)							xxxx	xxxx	uuuu	uuuu	
1Ch	CCPR2H	Capture/Compare/PWM Register 2 (MSB)								XXXX	хххх	uuuu	บบบบ
1Dh	CCP2CON	-	-	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.

CCP Control Registers: CCP1CON and CCP2CON

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
-	-	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
hit 7							bit 0

bit 7:6 Unimplemented: Read as '0'

DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0 bit 5:4

Capture Mode:

Unused

Compare Mode:

Unused

PWM Mode:

These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

CCPxM3:CCPxM0: CCPx Mode Select bits bit 3:0

0000 = Capture/Compare/PWM off (resets CCPx module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge 0111 = Capture mode, every 16th rising edge

1000 = Compare mode,

Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)

1001 = Compare mode,

Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)

1010 = Compare mode,

Generate software interrupt on compare match

(CCPIF bit is set, CCP pin is unaffected)

1011 = Compare mode,

Trigger special event (CCPIF bit is set)

11xx = PWM mode




TABLE 6-4: RESET CONDITIONS FOR ALL REGISTERS

Register	Address	Power-on Reset	MCLR during: - normal operation - SLEEP WDT Reset during normal operation	Wake-up from SLEEP: - through interrupt - through WDT Time-out
w	_	xxxx xxxx	uuuu uuuu	עעעע עעעע
INDF	00h			3
TMR0	01h	xxxx xxxx	uuuu uuuu	սսսս սսսս
PCL	02h	0000 0000	0000 0000	PC + 1 ⁽²⁾
STATUS	03h	0001 1xxx	000q quuu(3)	uuuq quuu(3)
FSR	04h	xxxx xxxx	טטטט טטטט	uuuu uuuu
PORTA(4)	05h	x xxxx	u uuuu	u uuuu
PORTB (5)	06h	XXXX XXXX	uuuu uuuu	uuuu uuuu
EEDATA	08h	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	09h	xxxx xxxx	uuuu uuuu	טטטט טטטט
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	עטטע טטטע(1)
INDF	80h			
OPTION_REG	81h	1111 1111	1111 1111	uuuu uuuu
PCL	82h	0000 0000	0000 0000	PC + 1 ⁽²⁾
STATUS	83h	0001 1xxx	000q quuu(3)	uuuq quuu(3)
FSR	84h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
EECON1	88h	0 ×000	0 q000	0 uuuu
EECON2	89h			
PCLATH	8Ah	0 0000	0 0000	u uuuu
INTCON	8Bh	0000 000x	0000 000u	uuuu uuuu(1)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in INTCON will be affected (to cause wake-up).

- When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 3: Table 6-3 lists the RESET value for each specific condition.
- 4: On any device RESET, these pins are configured as inputs.
- 5: This is the value that will be in the port output latch.

TABLE 2-1: SPECIAL FUNCTION REGISTER FILE SUMMARY

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on RESET	Details on page
Bank	0							-			
00h	INDF	Uses co	ntents of FS	R to addr	ess Data Mem	ory (not a p	hysical re	gister)	1 1 1 1		11
01h	TMR0	8-bit Rea	al-Time Cloc	k/Counte	r					xxxx xxxx	20
02h	PCL	Low Ord	er 8 bits of t	he Progra	am Counter (P	C)			v= (0000 0000	11
03h	STATUS ⁽²⁾	IRP	RP1	RP0	TO	PD	Z	DC	C	0001 1xxx	8
04h	FSR	Indirect I	Data Memor	y Address	s Pointer 0					XXXX XXXX	11
05h	PORTA(4)	-	-	-	RA4/T0CKI	RA4/T0CKI RA3 RA2 RA1 RA0					
06h	PORTB(5)	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0/INT	xxxx xxxx	18
07h	-	Unimple	mented loca	nted location, read as '0'							-
08h	EEDATA	EEPRO	M Data Regi	Register							13,14
09h	EEADR	EEPRO	EPROM Address Register							XXXX XXXX	13,14
0Ah	PCLATH	-	-	-	Write Buffer for upper 5 bits of the PC ⁽¹⁾						11
0Bh	INTCON	GIE	GIE EEIE TOIE INTE RBIE TOIF INTF RBIF								10
Bank	1	•									
80h	INDF	Uses Co	ntents of FS	R to add	ress Data Men	nory (not a p	physical re	gister)			11
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	9
82h	PCL	Low orde	er 8 bits of P	rogram C	Counter (PC)					0000 0000	11
83h	STATUS (2)	IRP	RP1	RP0	TO	PD	Z	DC	C	0001 1xxx	8
84h	FSR	Indirect	data memor	address	pointer 0					XXXX XXXX	11
85h	TRISA	-	_	-	PORTA Data	Direction f	Register			1 1111	16
86h	TRISB	PORTB	Data Directi	on Regist	er					1111 1111	18
87h	-	Unimple	Unimplemented location, read as '0'								-
88h	EECON1	-	-	-	EEIF	WRERR	WREN	WR	RD	0 x000	13
89h	EECON2	EEPRO	M Control Re	egister 2 (not a physical	register)					14
0Ah	PCLATH	-	-	-	Write buffer		0 0000	11			
0Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	10

Legend: x = unknown, u = unchanged. - = unimplemented, read as '0', q = value depends on condition

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a slave register for PC<12:8>. The contents of PCLATH can be transferred to the upper byte of the program counter, but the contents of PC<12:8> are never transferred to PCLATH.

- 2: The TO and PD status bits in the STATUS register are not affected by a MCLR Reset.
- 3: Other (non power-up) RESETS include: external RESET through MCLR and the Watchdog Timer Reset.
- 4: On any device RESET, these pins are configured as inputs.
- 5: This is the value that will be in the port output latch.

Configuration Word

	R/P-u													
	CP	PWRTE	WDTE	F0SC1	F0SC0									
•	bit13													bit0

bit 13-4 CP: Code Protection bit

1 = Code protection disabled

0 = All program memory is code protected

bit 3 PWRTE: Power-up Timer Enable bit

1 = Power-up Timer is disabled

0 = Power-up Timer is enabled

bit 2 WDTE: Watchdog Timer Enable bit

1 = WDT enabled 0 = WDT disabled

bit 1-0 FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator

10 = HS oscillator

01 = XT oscillator

00 = LP oscillator

Status register

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С]
hit 7	•						bit 0	_

bit 7-6 Unimplemented: Maintain as '0'

bit 5 RP0: Register Bank Select bits (used for direct addressing)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

bit 4 TO: Time-out bit

1 = After power-up, CLRWDT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-down bit

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 Z: Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 DC: Digit Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is reversed)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) (for borrow, the polarity is

1 = A carry-out from the Most Significant Bit of the result occurred

0 = No carry-out from the Most Significant Bit of the result occurred

Note: A subtraction is executed by adding the twos complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

EECON1 - address 88H (BANK 1)

U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
			EEIF	WRERR	WREN	WR	RD
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4 **EEIF:** EEPROM Write Operation Interrupt Flag bit

1 = The write operation completed (must be cleared in software)

0 = The write operation is not complete or has not been started

bit 3 WRERR: EEPROM Error Flag bit

1 = A write operation is prematurely terminated

(any MCLR Reset or any WDT Reset during normal operation)

0 = The write operation completed

bit 2 WREN: EEPROM Write Enable bit

1 = Allows write cycles

0 = Inhibits write to the EEPROM

bit 1 WR: Write Control bit

1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

1 = Initiates an EEPROM read RD is cleared in hardware. The RD bit can only be set (not cleared) in software.

0 = Does not initiate an EEPROM read

OPTION_REGISTER - address 81H (BANK 1)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0
oit 7					•		bit (

bit 7 RBPU: PORTB Pull-up Enable bit

1 = PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG: Interrupt Edge Select bit

1 = Interrupt on rising edge of RB0/INT pin

0 = Interrupt on falling edge of RB0/INT pin

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on RA4/T0CKI pin

0 = Internal instruction cycle clock (CLKOUT)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on RA4/T0CKI pin

0 = Increment on low-to-high transition on RA4/T0CKI pin

bit 3 PSA: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

Bit Value	TMR0 Rate	WDT Rate
000	1:2	1:1
001	1:4	1:2
010	1 . 8	1:4

OOT	1:4	1 . 2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1:256	1:128

INTCON register

R/W-0

RBIE

R/W-0

TOIF

R/W-0

INTF

R/W-x

RBIF

R/W-0

INTE

bit 7	bit 0
GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts	
1 = Enables the EE Write Complete interrupts 0 = Disables the EE Write Complete interrupt	
T0IE: TMR0 Overflow Interrupt Enable bit	
1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt	
INTE: RB0/INT External Interrupt Enable bit	
1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt	
RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt	
T0IF: TMR0 Overflow Interrupt Flag bit	
1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow	
INTF: RB0/INT External Interrupt Flag bit	
 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur 	
RBIF: RB Port Change Interrupt Flag bit	
1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)0 = None of the RB7:RB4 pins have changed state	
	GIE: Global Interrupt Enable bit 1 = Enables all unmasked interrupts 0 = Disables all interrupts EEIE: EE Write Complete Interrupt Enable bit 1 = Enables the EE Write Complete interrupt 0 = Disables the EE Write Complete interrupt TOIE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt TOIF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow INTF: RB0/INT External Interrupt Flag bit 1 = The RB0/INT external interrupt occurred (must be cleared in software) 0 = The RB0/INT external interrupt did not occur RBIF: RB Port Change Interrupt Flag bit 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

R/W-0

GIE

R/W-0

EEIE

R/W-0

TOIE