



write signal.

Register





x

Level High (H) Read



Level Edge



→ $2^{10} = 1K = 1024$ Mem. location. How many mem. locations are available?

x 32-bit Address Bus

possible number of location?

$$2^{32} = 2^{10} \times 2^{10} \times 2^{10} \times 2^2$$

$$= 1K \times 1K \times 1K \times 4$$

$$= 1M \times 1K \times 4 = 4G \text{ location}$$

1 byte = 8 bits

000	Cell #1
001	Cell #2
010	↑
011	
100	
101	
110	
111	Cell #N


3 bit Address Bus

$2^3 = 8$ mem. location.

* How many address bits required to access all mem. location
all mem. location (512)? 9 bits.


$\frac{1K \text{ bytes}}{2 \text{ bytes}} = 512 \text{ location.}$

(i)



A
B+
A

(2)



* FSB : 32 bits.

Mem. block? cell size = 1 byte.

Mem. block? $\Rightarrow \frac{32 \text{ bits}}{8 \text{ bits}} = 4 \text{ cells.}$

~~Block~~. Back side bus size = 1 byte.

(1) FGL : 0011 0011 000 1111 00... etc


(2) SGL : ADD $\overline{\overline{R_3}}$, $\overline{\overline{R_1}}$ $\overline{\overline{R_2}}$
Dest. First. src src
1 2

(3) TGL : $k = i + j$

(4) FGL : ADD i to j

Machine
Dependent

Machine
independent.



Assembly Notes

Dr. khaled darabkeh

By . Mohamad Amera

بِأفكارنا نبدع

RISC

CISC

ADD R3, R2, R1

ADD R3, R1, R2

Dest	src	src
	2	2

load R2, [100H]

ADD R3, R1, [100H]

ADD R3, R2, R1

src	src
1	2

ADD R3, R1, R2

ADD [100H], R1, R2

store [100H], R3

ELECTRICAL ENGINEERING

38x

38 → 46 X

(1) memory mapped I/O.


(2) separated I/O.

* little Endian.



each location (cell) has a length of 1 byte.

M.M



* $\frac{64KB}{1byte} = 64K \text{ cells}$

How many bits required to all



of them? 16 bits,

$1MB = 2^{20} B$

$\frac{1MB}{1B} = 1M = 2^{20} \text{ cells}$

$64K = 2^8 \cdot 2^{10} = 2^{18}$

$\Rightarrow \# \text{ of available segs} = \frac{2^{20} \text{ cell}}{2^{18} \text{ cell/seg}} = 2^4 = 16 \text{ segs}$



CS : IP
 2000 : 3
 First address of code
 segment excluding
 leading zero






offset () address

$$PA = 2000 \times 10H + 3$$

$$= 20003H$$

- DS \Rightarrow SI, DI, BX . ip, pa
- ES \Rightarrow DI off. offset register
- SS \Rightarrow SP, BP
- CS \Rightarrow IP





Address bus: 50004H

$$CS \times 10H + 7P$$

$$= 5000 \times 10H + 0004H$$

$$= 50004H$$





Assembly


Notes

Dr. Khaled Drabkeh


By: Mohammed Zamera

بأفكارنا نبدع

3rd week



Address bus 50004H
 $CS \times 10H + TP$
 $= 5000 \times 10H + 0004H$
 $= 50004H$




SPRs

- | | | |
|-----------------------|-----------------|---------|
| Level A | Level B | Level C |
| - IP | - CS | - SP |
| - FLAGS | Can Read | - DS |
| Impossible to | but can't write | - ES |
| either read or write. | | - SS |

(Don't use Them)


(Read/write)
 Be careful

* auxiliary carry



improve execution time

Segment Register




106
116
40
156

of available entry (descriptor)

$$= \frac{64KB}{8B} = 8192$$

Base (start) Address
Access Right
Byte
Limit



RPL: DPL

00 19 10
10 00

0008 : 0002 H

|| logical Address ||

⊗ Protected mode.

Real Mode.

? 10000 Base + offset
0002

P.A

① limit : 00 FFH

8-bit.


100002H

00080 + 0002

= 00082 H

② Base Address : 10000 H

③ Access right byte = 92H



⊗ ⊗ Last Address (base limit)

10000
00FF

1000FFH

~~FFFF~~

⊗ ⊗ ⊗ segment size = 2⁸ = 256

G=0 limit 0000H - FFFFH
(max 1M)

G=1 limit Range (0-1M)

limit is appended with FFF

0000FFFH - FFFFFFFH

(Max 4G)

Range (4K-4G)

- Let limit 00FFFH \Rightarrow size segment

(1) segment size = $2^8 = 256$

(2) 00FFFFFH \Rightarrow seg. size = $2^{20} = 1M$

Ⓢ Consider 80386 & protected Address

Seg. Address = 000A:0003 offset Address
 ↙ Logical Address
 Selector

0000 0000 0000 1010

GDT

C3
D3
93
30
20
01
02
FF

RPL RPL
 T=0 (GDT)
 Descriptor → Base
 Access right

* limit: 302FF
 * Base: C330201
 * Access right: 93H

Descript is defined.
 PPL (system descriptor)
 Access can't be granted
 A=1 req. is A Accessed
 E=0 Data seg
 ED=0 Data seg
 W=1 any be written

* PA; Base + offset =
 = C330201 + 0003 =

* last Address = limit + Base = C330201 + 302FF
 = C3332300

seg. size =

* Register Addressing Mode

- ① Mov AX, CX ; write valid.
- ✓ ② Mov CL, BX ; invalid (mixed sizes)
8bit, 16bit
- ✓ ③ Mov CS, DX ; invalid (CS can not be a destination)
- ✓ ④ Mov CS, DX ; valid &
- ⑤ Mov DS, SS ; invalid (segment to segment not allowed)

X Mov DS, SS
sol.
mov AX, SS
mov DS, AX

mov DX, SS

CS

↓
SPR (Level B)

↓
(we can read / but cannot write)

* Immediate Addressing :


(1) Mov 3AH, CL, invalid (3AH is not a storage element)

(2) Mov CL, AH → Register addressing mode

Mov CL, 0AH → T. A. M.

(3) Mov CL, F3H, invalid (0 is missing)

(4) Mov CL, 0F32H, Valid, (CL = 21H)



Assembly

Notes

Dr. Khaled Drabkeh
By: Moahmad Zamera

بأفكارنا نبدع

4th week

* Immediate Addressing:

① Mov 3AH, CL, invalid (3AH is not a storage element)


② Mov CL, AH → Register addressing mode

Mov CL, 0AH → T.A.M.

③ Mov CL, F3H, invalid (0 is missing)

④ Mov CL, 0F32H, valid, (CL = 2H)

* Given Ax = 22F3H,
 DS = 1000H, ES = 2000H
 SS = F000H, CS = C000H,
 offset (Relative) Address



Mov [1234H], Ax

① we want to think about what are inside []

we have a 16-bit number

* we should use DS,


② Src. length = 16 bit → 2 byte → mem. 2 calls.

③ PA's → 10000000 11234H → direct Addressing
 11235H

- 11232H
- 11233H
- 11234H
- 11235H
- 11236H
- 11237H
- 11238H
- 11239H

2CH
F2H
F3H 23H
22H 4C
CA
AC
B9
CH


Direct Data Addressing



(As a machine instruction)

x Model small.

x Data



```

startup,  MOV AX, Number ; ← MOV AX, [0100H]
          MOV BX, 3214H   ; ← BX = 3214H
          MOV X, BX      ; ← MOV [0101H], BX
          MOV CH, Y      ; ← MOV CH, [0103H]
  
```


Exit
 END.
 x CH = F3H

① `MOV AL, [0000H]`

② `MOV AH, [0001H]`

③ `MOV [0002H], AX`

④ `MOV BX, [0004H]`



4 50
4 00
4 71

471 10

* Model small
Data

set by 0.5

0000H x Dw 0002H ← mov Bx, [0000H]
y DB 1FH

Direct Data Addressing mode (Displacement Addressing)

Given PS = 1000H

ES = 2000H

SS = 3000H

Code

start up

Bx = 0002H

mov Bx, x ; 1 → Move Bx, [0000H] M.M

CL = 1FH

mov CL, [Bx] ; 2 →

Exit → mov CL, [0002H]

END.

10000H
10002H
10003H
10004H

02H
00H
1FH

* Required :

① what is the output after ex. this program?


② what are the P.A(s) generated by instruction 1 & 2.

Instruction 1: P.A(s) ⇒ (10000H, 10001H)

Instruction 2: P.A = 10002H

* Note 1 :


1. Mov CH, [EAX] ; valid
2. Mov BX, [AX] ; invalid.



* Note 2 :
 Leading zeros ignored.
 Mov [DI], 10H
 00000010H valid

Given DS = 1000, DI = 0003H

$1000 \times 10 + 0003 = 10003H$



This is not clear instruction,
 Hence some direction directions
 should be added follow

42
43
45
40

(44) \rightarrow

* Direction to be added:

byte ptr, word ptr, dword ptr, qword ptr.

In other words, this instruction should be written as

Mov dword ptr [DI], 10H
 32-bit \rightarrow 000000010H

Mov AL, [SI+DI]	invalid	0003H	10
Mov AH, [DI+SI], invalid		0004H	00
		0005H	00
Mov AH; [BX][SI], invalid.		0006H	00

* Base plus Index Addressing.

* Required:

① Base Register $\begin{cases} \text{BX} \\ \text{BP} \end{cases}$

② Index register $\begin{cases} \text{SI} \\ \text{DI} \end{cases}$

Ex: $\text{MOV CL}, [\text{BX} + \text{SI}]$

or

$\text{MOV CL}, [\text{BX}][\text{SI}]$

* Note: $\text{MOV AX}, [\text{BX} + \text{BP}]$; invalid

$\text{MOV AX}, [\text{SI} + \text{DI}]$; invalid.

$\text{MOV CH}, [\text{BP} + \text{SI}]$; valid.

⇒ which segment will be used?

Data seg. or stack seg.?

Answer ⇒ stack segment.

program: mod 5 small
Data

0000 x DW 1
set by ← 0002 y DW 3
0.5 0004 z DB 0F2H

Code
Startup.

Mov SI, X → SI = 1
Mov BX, Y → BX = 3
Mov CH, [SI + BX] → CH = F2H
Exit
END

Ex: Mov CH, [BX + 1000H]

Reg. Relative
(offset)

Ex: $\text{Mov CH, [BX + 1000H]}$
Reg. offset (Relative)

$DS = 1000H$, $ES = 2000H$

$SS = 3000H$, $BX = 2$

What is the content of CH after ex.

This instruction?

11000H	22H
11001H	3FH
11002H	C3H
	2FH
	CBH
	F1H

$$\text{P.A} = DS \times 10 + BX + 1000$$

$$= 11002H$$

$$CH = C3H$$

Note:

- ① Mov BL, [CX] ; invalid.
- ② Mov CL, [BP] ; valid. (SS)
- ③ Mov BL, DS:[CX] ; valid.
- ④ Movs CL, DS[BP] ; valid. (DS)

* Base Relative plus Index Addressing

① Base Register $\left\{ \begin{array}{l} BX \\ BP \end{array} \right.$

② Index Register $\left\{ \begin{array}{l} SI \\ DI \end{array} \right.$

③ Relative Data $\left\{ \begin{array}{l} 1000H \end{array} \right.$

Ex: `MOV AX, [BX + SI + 1000H]`

Program: model small

DATA

X DW 3

Y DW 3

Z DW 0F12H

K DW 0C12H

Code

Startup

`MOV BX, X ; BX = 3`

`MOV SI, Y ; SI = 3`

`MOV AX, X[BX + SI]`

`[000B H], AX = C12H`

`EXIT`

`END`

Two instructions follow displacement
addressing

* Scaled Index Addressing

Required:

① Appear in 32-bit Extension only.

② Index register $\begin{cases} \rightarrow \text{ESI} \\ \rightarrow \text{EDI} \\ \rightarrow \text{ECX} \end{cases}$

③ Scaling factor \rightarrow Index register
(1, 2, 4, 8)

* Note:

① $\text{Mov CL, [EBX + ECX]}$; valid.

② Mov CL, [2*ECX] ; valid.

③ $\text{Mov AX, [EBX + 2*EAX]}$; invalid.

④ $\text{Mov AX, [EBX + 16*ESI]}$; invalid.

* stack memory addressing modes:

* two instructions $\begin{cases} \text{push} \\ \text{pop} \end{cases}$

** SS \rightarrow SP

xxx push instruction \rightarrow Decrement SP

pop \rightarrow Increment SP

xxxx storage policy \rightarrow LIFO (Last-in - first out)

Ex 1 SS = 1000H, SP = 1010H, Ax = 12000H

Bx = 2F01H

Cx = 2ABC1H

push Ax

push Bx

push Cx

Ex: $SS = 1000H$, $SP = 1010H$, $AX = 1200H$

$BX = 2F01H$


$CX = 2AB01H$

push AX
push BX
push CX

① push AX

② push BX

③ push CX



Notes: ① push AL is invalid (should be at least 16-bit)


② pop CS is invalid (CS can not be a destination)

③ push [BX] is invalid.

To make it valid push byte pointer, word pointer [BX]
↓ word ptr, & word ptr.

Ex: $SS = 1000H$, $SP = 1A32H$

top of the stack



Pop SI
pop DI
pop DS

2 byte.

* Required

① content of SI, DI, DS

② content of SP

* sol. $pop SI \rightarrow SP = SP + 2 = 1A34H$

$SI = 22F2H$ $F222H$

$pop DI \rightarrow SP = SP + 2 = 1A36H$

$DI = 2A32$


$pop DS \rightarrow SP = SP + 2 = 1A38H$

$DS = AB3CH$

Ex 1 DS = 2000H , BX = 2
 SS = 1000H , SP = 00FFH

push word ptr [BX]

Data seg



* How to define arrays

Array 1 DB 12H, 22H, 2CH, 3AH

X DB 33H

→ Array 2 DB 0, 0, 0, 0, 0, 0, 0, 0

=
 → Array 3 DB 10 dup(0)

↓
 Directive

Program :

model small

data

0010H 0011H 0012H 0013H

0010H
or 0003H

Array X DB 12H, 23H, 2CH, 4BH

0003 0004 0005 0006

code
start up

mov Bx, 3

⊗ mov CL, Array X[Bx]

offset (relative)
Data

Exit


END

Register relative addressing mode.

CL = 4BH

Ch 4: Instruction format;

mov byte ptr [BX+1000H], 1234H
offset (relative imm. Data,
data) (Displacement)



Assembly

Notes

**By: Mohammad Zamera
Dr. Khaled Darabkeh**

بأفكارنا نبدع

4
255
1-55
ABX
5

Ch 4: Instruction format;

Mov byte ptr [BX+1000H], 1234H
offset (relative to 7mm. Data. data) (Displacement)

4.3: LEA Instruction;

LEA BX, X (load offset Address)
not real value

Mov BX, offset X
offset Address of X

program: `movl small Data`

010FH Data 1 DB 2FH
Data 2 DW 21FH H
Data 3 DW 99BC H

DS: 010FH
DS: 0110H
DS: 0111H
DS: 0112H



Code status

offset Address of Data 1

Mov SI, offset Data 1; SI = 010FH
mov AX, [SI+2], AX = BC21H

Exit
End.

LED, ST, Data 1

Note: Kindly consider the difference between

$\text{mov } \overset{16\text{-bit}}{SI}, \overset{DB}{Data1}$; Invalid (limited size)

$\text{mov } SI, \text{offset } Data1$; valid

$\text{mov } \overset{valid}{BL}, Data1$

* Load Instruction:

① $LDS \rightarrow DS \text{ reg}$

② $LSS \rightarrow SS \text{ reg}$

③ $LES \rightarrow ES \text{ reg}$

④ $LFS \rightarrow FS \text{ reg}$

⑤ $LGS \rightarrow GS \text{ reg}$

(Load twice)

program model small,
 data: > 0

LEA BX, Data ;
 mov BX, offset Data

0F0FH Data1 DB 20H

0F10 Data2 DW 2FABH

0F14 Data3 DD 31FCH

code

Start up

LEA BX, Data ; BX = 0F0FH


(DS) [BX] ; CX = 2FAB

Exit

END

first load
 second load
 DS = 31FCH

* string instruction:




3 2
4 3



String Instructions:

- ① LODSB ; $AL \leftarrow DS:[SI]$
 $SI = SI \pm 1$
- ② LODSW ; $AX \leftarrow DS:[SI]$
 $SI = SI \pm 2$
- ③ LODSD ; $EAX \leftarrow DS:[SI]$
 $SI = SI \pm 4$
- ④ STOSB ; $ES:[DI] \leftarrow AL$
 $DI = DI \pm 1$
- ⑤ STOSW ; $ES:[DI] \leftarrow AX$
 $DI = DI \pm 2$
- ⑥ STOSD ; $ES:[DI] \leftarrow EAX$
 $DI = DI \pm 4$

X Direction flag



- ① CLD : clear D flag
- ② STD : set D flag



* program: model small
 Data

Trust
 Data A DB 12H, 13H, 14H, 23H, 34H,
 42H, 26H, 27H, 0A0H, 10H

Data B DB 10Dup[27]
 Code
 Startup

```

LEA SI, Data A
LEA DI, Data B
CLD ; Auto-increment
Mov CX, 10
Go: LODSB
      STOSB
      Loop Go
Exit
End
  
```



(An Element to block)

Ex:

Program model small


Data

X DB 3FH

DataB DB 20 Dup(1)

Code
Startup

Memory
block or
string



Mov SI, offset X

REP STOSB LED DI, DataB

↓ Some stesk done by

CLD

loop instruction

Mov CX, 20

Lodsb → AL ← DS:[SI], SI = SI + 1

Back: Stosb → ES:[DI] ← AL, DI = DI + 1

Back: loop Back

Exit

END.

* Note:

$\left\{ \begin{array}{l} \text{GO: STOSB} \\ \text{loop GO} \end{array} \right\} \iff \text{REP STOSB}$

REP STOSB

* Task Lecture (Block-to-Block)

* Difference :

Block. load SB \Rightarrow Block-to-Block
STo SB
loop Back

REP STOSB \rightarrow An Element to Block.

* New String Instruction :

(1) MOVSB ; ES:[DI] \leftarrow DS:[SI]

SI = SI + 1

DI = DI \pm 1

(2) MOVSW ; ES:[DI] \leftarrow DS:[SI]

SI = SI \pm 2

DI = DI \pm 2

(3) MOVSQ ; ES:[DI] \leftarrow DS:[SI]

SI = SI + 4

DI = DI \pm 4

Summary : MOVSB = LODS + STOS

*Note:

Go LODSB

STOSB

loop Go

①

⇒

Go: MOVSB


loop Go

②

REP

MOVSB.

* INSB, INSW, INSD Instructions:



* program:

(1) INSB ; ES:[DI] ← [DX] , DI = DI + 1

(2) INSW ; — ; DI = DI + 2


(3) INSD ; — ; DI = DI + 4

(4) OUTSB ; [DX] ← DS:[SI] , SI = SI + 1

(5) OUTSW ; = = , SI = SI + 2

(6) OUTSD ; = = , SI = SI + 4

Note: string Instructions



model small

Data

Data X DB 50 dup(?)

Code

Startup

```
mov DX, 0F1ABH
LED mov DI, DataX
CLD ; Auto-increment.
```

Back: JMSB


ADD DX, 1

loop Back

Exit

END

* XLAT Instruction :



make small
program, Data

Result (AL)

index	SR-Table
0	0
1	1
2	4
3	9
4	16
5	2 2
6	36

```

SR-Table DB 0, 1, 4, 9, 16, 25, 36
code
start up
mov Bx, offset SR-table
mov AL, 0
  
```

XLAT →
Exit
END

- 1) mov AH, 0
- 2) mov DI, AX
- 3) mov AL, [BX, DI]

* ⁰IN and ~~Out~~ Instruction:

Notes: ① Use AL, AX, or EAX

② port number $\begin{cases} \rightarrow 8\text{-bit (constant)} \\ \rightarrow 16\text{-bit (DX)} \end{cases}$

Ex IN, AL, 39H

IN AX, 39H

IN, EAX, 39H


IN AX, DX

out 2FH, AL

out 2FH, AX

out 2FH, EAX

out DX, EAX.



Assembly

Notes

Dr. Khaled Darabkeh
By: Rania Daraghme

بأفكارنا نبدع

6th week

Assembly (continued)

⇒ Scaled Index Addressing :-

Required :

- 1) Appears in 32-bit extension only.
- 2) Index register → ESI
→ EDI
→ ECX
- 3) Scaling factor → Index register
(1, 2, 4, 8).

Notes:

- ① MOV CL, [EBX + ^{optional} ECX]; valid
- ② MOV CL, [ECX]; valid
- ③ MOV AX, [EBX + EAX]; invalid (No index Register)
- ④ MOV AX, [EBX + 16 * ESI]; invalid (Scaling factor not in range)

→ Stack memory addressing modes :-

* Two instructions

← PUSH
→ POP

* Segment Register → Stack Segment (SS)
works with stack pointer (SP)

*** Push instruction → Decrement SP

POP " → Increment SP

Storage policy → LIFO (last in first out)

→ Example:

SS = 1000 H, SP = 1610 H, AX = 1200 H

BX = 2F01 H

CX = 2ABC H

PUSH AX

PUSH BX


PUSH CX

2 bytes decrement by 2
2 bytes

① Push AX

② Push BX


③ Push CX



* Notes: push AL; invalid (should be at least 16-bits).

pop CS; invalid (CS can't be a destination)

⇒ Example: SS = 1000 H, SP = 1A32 H



POP SI

POP DI

POP DS

Required: ① Contents of SI, DI, & DS \rightarrow 2 bytes, all of them
 ② Content of SP

Solution: POP SI \rightarrow SP = SP + 2 = 1A34 H

SI \rightarrow F222 H

POP DI \rightarrow SP = SP + 2 = 1A36 H

DI = 2AB2 H

POP DS \rightarrow SP = SP + 2 = 1A38 H

DS = AB3C H

\rightarrow Note 3: push [BX]; invalid
 (because it's pushing from a Data segment, DS).

To make it valid: push ~~ptr~~ [BX].
 byte ptr


push word ptr [BX]
 dword ptr [BX]
 qword ptr [BX]

Example: DS = 2000 H, BX = 2

SS = 1000 H, SP = 00FF H Push word ptr [BX]

DS

SS



$$PA = 2000 \times 10 + 2 = 2002$$

Example 3-15 → Check!

Last in first out

```
PUSH CX
POP AX
```

after MOV CX, 30

```
MOV SP, 10FAH
```

```
PUSH
POP
```

AX = CX

cancel each other if & only if they have the same size.

30 CS 2000 9 0000

How to define arrays:

```
Array 1 DB 12H, 22H, 2CH, 3AH
          DB 33H (2 element)
```

Memory Block
4 elements

```
Array 2 DB 00000000
Array 3 DB 10 DUP(0)
```

← instead

Program:

- Model small
- Data

```
Array X DB 12H, 23H, 2CH, 4BH
```

- Code

- Startup

```
MOV BX, 3
```

```
MOV CL, Array X[BX]
```

- EXIT

- End

offset (Directive data)

→ Register Relative add. mode

CL = 4BH

LEA instruction :-

LEA BX, X \Rightarrow MOV BX, offset X

Same as

\Rightarrow Example: $\left\{ \begin{array}{l} \text{load offset add.} \\ \text{not real value} \end{array} \right.$

- Model Small
- Data

*Note: Kindly consider the difference between:
 MOV SI, Data1 \Rightarrow Invalid (mixed sizes)
 & MOV SI, offset Data1

010FH Data1 DB 2FH
 Data2 DW 21FAH
 Data3 DW 39BCH

- Code
- Startup

MOV SI, offset Data1 ; SI = 010FH DS: 010FH
 MOV AX, [SI+2] ; AX = BC21H DS: 0110
 • EXIT
 • END

2 bytes (high-high low-low) DS: 0112

2F
FA
21
BC

MOV BL, Data1 \Rightarrow valid

MOV SI, Data1 \Rightarrow Invalid (Mixed sizes) but when I say
 16-bit DB

MOV SI, offset Data1 \Rightarrow valid
 16-bit 16-bit

the same \rightarrow LEA SI, Data1



Load instructions:-

- ① LDS → DS reg.
- ② LSS → SS reg.
- ③ LES → ES reg.
- ④ LFS → FS reg.
- ⑤ LGS → GS reg.

(Load twice)

Example:

0F0FH Data1 DB 20 H ;

Data2 DW 2FABH

Data3 DW 31FCH

Code:

Startup

LEA BX, Data1 ; BX = 0F0F H

LDS CX, [BX + 1] ; CX = 2FAB H

EXIT


END

1st load
2nd load

→ DS = 31FCH

→ String Instruction :-

* Keep in mind String == memory block



→ String Instructions:

① LODSB; $AL \leftarrow DS:[SI]$
 $SI = SI + 1$

② LODSW; $AX \leftarrow DS:[SI]$
 $SI = SI + 2$

③ LODSD; $EAX \leftarrow DS:[SI]$
 $SI = SI + 4$

④ STOSB; $ES:[DI] \leftarrow AL$
 $DI = DI + 1$

⑤ STOSW; $ES:[DI] \leftarrow AX$ $DI = DI + 2$

⑥ STOSD; $ES:[DI] \leftarrow EAX$ $DI = DI + 4$

Direction Flag $\rightarrow 0 \rightarrow$ auto increment (SI, DI)

$\rightarrow 1 \rightarrow$ auto decrement (SI, DI)

⇓ New instructions

① CLD: clear Dflag $\Rightarrow 0 \Rightarrow$ auto increment

② STD: set Dflag $\Rightarrow 1 \Rightarrow$ auto dec

→ Example: (Block-to-Block)

• Model Small

• Data

DataA DB 12H, 13H, 1AH, 2BH, 3AH, 42H, 26H,
27H, 0ABH, 10H

DataB DB 10 DUP(?)

→ Cx
Not initialized

• Code

• Startup

LEA SI, DataA


LEA DI, DataB

CLD ; auto-increment

~~LODSB~~ MOV CX, 10

~~STOSB~~ LODSB
STOSB
loop GO

* EXIT
* END



Loop instruction:

Syntax:


loop GO
CX

① Decrement CX ② CX != 0

if CX == 0 ⇒ Exit

if CX != 0 ⇒ loop back

⇒ Example: (An element to block)



Program:

- Model Small

- Data

X DB 3FH

DataB DB 20 DUP(?)

- Code

- Startup

MOV SI, offset X

LEA DI, DataB

CID

MOV CX, 20

LODSB → AL DS:[ESI], SI = SI + 1

*** Back: STOSB → ES:[DI] ← AL, DI = DI + 1

loop Back

EXIT

End.

REP STOSB

↓ Same task done by loop instruction

*Note: GO: STOSB

Loop GO

↔ REP STOSB

Difference between element to block & block-to-block:-

Block LODSB
~~STOSB~~ \Rightarrow Block to Block.

loop Back.

REP STOSB \Rightarrow Element to Block.

\Rightarrow New string instruction:-

① MOVSB; ES:[DI] \leftarrow DS:[SI]

SI = SI + 1

DI = DI + 1

② MOVSW; ES:[DI] \leftarrow DS:[SI]

SI = SI + 2

DI = DI + 2

③ MOVSD; ES:[DI] \leftarrow DS:[SI]

SI = SI + 4

DI = DI + 4

Summary:- MOVSB = LODSB + STOSB

*Note: GO: LODSB, STOSB

\Rightarrow new ①

GO: MOVSB

loop GO

STOSB

loop GO

\Downarrow ②

REP MOVSB

\Rightarrow 1st exam till here.

Program

• Model Small

• Data

DataA DB ~~DATA~~ 'A B C D E F G'

DataB DB 7 DUP(?)

• Code

• Startup
 MOV CX, 7
 MOV SI, offset DataA

ADD SI, 6

LEA DI, DataB

ADD DI, 6

~~STB~~ STD

REP MOVSB

INT 3
 .EXIT

• END



INS & OUTS instruction

INSB; ES:[DI] ← [DX], DI = DI ± 1

INSW; = , DI = DI ± 2 Block


INSD; = , DI = DI ± 4 Copy block → M.M

OUTSB: [DX] ← DS:[SI]

OUTSW; ← SI = SI ± 2

OUTSD = SI = SI ± 4

I/O Buffer



Note String Instructions:

Source Destination

PS:SI ES:DI

Program: • Model Small

• Data

DataX DB 50 dup(?)

• Code

• Startup

MOV DX, OFIABH

LEA DI, DataX

CLD; auto increment

Back: INSB

ADD DX, 1

→ DX doesn't increase only DI

loop back

or SI so I loop DX

• Exit

• End

⇒ XLAT instruction:-

BX AL No operands

Results → (AL)

Used in

index	SPB-table
0	0
1	1
2	4
3	9
4	16
5	26

SPB-table DB 0,1,4,9,16,25,39,49

• Code

• Startup

MOV BX, offset SPB-table

MOV AL, 6

XLAT

• Exit

• End

*LAT →

```

MOV AH, 01
MOV DI, AX
MOV AL, [EBX + DI]
  
```

→ IN & OUT instruction:-

- Notes:
- ① Use AL, AX, or EAX only!
 - ② Port number

8-bit (Constant) → 16-bit (DX)

Example:

```

IN AL, 39H
IN AX, 39H
IN EAX, 39H
IN AX, DX
OUT 2FH, AL
OUT 2FH, AX
OUT 2FH, EAX
OUT DX, EAX
  
```

Directives (Slide : 41)

- .386
- .486
- .586 { Pentium (MOVZ)
- .686 { (adpmx3)
- .786


* ORG used only in full-segment approach.

* Slide 58 Imp. `FORG` → ! p66

⇒ Shift AH 8-bit


0000010 (2)

① SHL AH, 2 → 2 times shift



Shift (بجای 2 بار) (By 2)

② SHR AH, 1



Shift Right (بجای 1 بار) (2 بار)


*Note: Shift amount

Imm. Data → CL

(If he gave me shift AH, BH → Invalid)

③ SAR AH, 1

if the # was we



Slide 92 Ch-5 (Examples)

بجای 1 بار

~~Rotation~~
OF=0
always

CF = 1 → Add if the sum is larger than the size of destination
AF = 1 → if the sum of the two first numbers of the src & dest.

(15) (FH) أكبر من
Decimal

Sub ⇒ CF = 1 if the destination is smaller than the source. (ans. = -ve)


AF = 1 إذا كان أول رقم في الطرف الثاني أكبر من أول رقم في الطرف الأول.

⇒ Chapter 5 :-

- ① SCASB ⇒ AL - ES: [DI], DI = DI ± 1
- ② SCASW ⇒ AX - ES: [DI], DI = DI ± 2
- SCASD ⇒ EAX - ES: [DI], DI = DI ± 4

② Used with Conditional loops : Note: loop

Loop E = Loop Z
Loop if Z flag = 1 & CX = 0.



REPNE = REPZ
REPNE = REPZ

```
Back: SCASB ; AL - ES: [DI]
```

```
JE GO.
```

```
X: loop Back
```

```
JMP over
```

```
GO: Move by ptr [DI]; ;
```

```
JMPX
```

```
over:
```

Question in exam:

MOV AH, 01


INT 21H

If I entered 1 2 3 4 5 6 7

Ans. \Rightarrow I take 1, ASCII [31]

X

PGWNER ELECTRICAL ENGINEERING



Assembly

Notes

Dr. Khaled Darabkeh
By: Mohamad Zamera

بأفكارنا نبدع


$$\begin{array}{r} 7H \\ 10 \overline{) 72} \\ \underline{20} \\ 2L \end{array}$$

0702
3732

~~Back to SCAN B~~

OP code
short jump

* Unconditional JUMP



Relative distance longs Relative Distance range

-128 - 127 ±32K

Target logical address (it is relative to TP) Target label (it is relative to TP)

outside current code segment

EA + IP + CS
opcode - 2 byte 2 byte

1200: 0010
 1200: 0012
 1200: 0013
 1200: 0015
 1200: 0016
 1200: 0018
 1200: 0019

GO: _____

JUMP GO

Relative distance

Target label

Target effective Address (EIP)

Relative distance

Address #1 = $1200 \times 10 + 0010 = 12010H$
 Address #2 = Roll H

* Required: (10s)

① what is the target effective address?

② what is the type of jump instruction?

Jump 04 \Rightarrow 2 byte long \Rightarrow short,

$$\begin{aligned} \text{Target offset Address} &= \text{TP} + \text{Relative distance,} \\ &= 0002 + 04 \\ &= 0006 \end{aligned}$$

Note.

① Relative distance (04)
+ve

* Target effective Address

$$\begin{aligned} &= \text{CS} * 10 + \text{Target offset Address} \\ &= 10000 + 0006 = 10006H. \end{aligned}$$

⇒ what is the target instruction of jump next instruction?

$$\text{Target offset Address} = \text{TP} \pm \text{Relative distance}$$

$$= 000917 = 0020H$$

Relative distance = 17 (17e)

↓
we are done??

TP = 0009

* Target instruction is mov bx, cx

⇒ what is the target instruction of jump short instruction?

$$\text{Target offset Address} = \text{IP} + \text{Relative distance}$$

IP = 24H (000100100) = (36)_{dec}

Relative Address distance = DE [1101110] 2's complement

$$\begin{array}{r} 001000 \\ 1+ \end{array}$$

$$0010010 \quad (-34)_{dec}$$

Target offset Address = (36) - (34) = (2)_{dec} = (0002)_{Hex}

* Target instruction = mov ax, j

* Relocatable, distance (R)

* Actual relative distance (X)

Next jump.

Target offset Address = IP + Relative distance.

$$0200H = 000A + X$$

$$X = 0200H - 000AH$$

$$= 01FF$$

* Actual machine instruction:

EQ FB 01

for


* Target effective Address ;


$$TP = 0127$$

$$CS = A300$$

$$A3000 + 0127 = A3127$$

* Form of for jump ;





* Register-based Indirect JUMP!

Target offset Address = content of specified register

Ex.

JMP AX

⇒ Target offset Address = content of AX register


Keeps in mind that

TP = Target offset Address

JMP EAX → 32-bit
→ Near

(Real mode) ⇒ EAX should never exceed 0000FFFFH

✗ memory-based In direct jump:



Ex model small

Data

x dw 0100H

y dd 30000300H

Code
Startup

mov SI, offset y

Equal

mov SI, 0

jmp ptr [SI]

jmp y[SI]

mov DI, offset x

jmp [DI]

Required

① what is the Target effective Address of JMP y[SI] instruction?

② what is the target offset address of JMP [DI] instruction?

7

Temp Y[CS] 0300 X

10	↑	16.75
9.2		25.50
19		24.25
26.1		
45		

① $TP = 0300$

$CS = 3000$


Target effective address

$= 3030 \text{ H}$


DS:0000	00
DS:0001	03
DS:0002	00
DS:0003	03
DS:0004	00
DS:0005	30
DS:0006	

② $TP = 0300 \text{ H}$ (Target offset Address)



loops



if we want to change default register?



* Conditional:



* Near call = Unconditional Near jump + push (IP) (SP)

Far call = Unconditional Far jump + push (CS, IP) (SP)

EX: slide (54)

Sol. Call 3 byte long Near
Near (local)

(1) Target effective address

Target address = IP + Relative distance
(TOA) $0003H + 0FFF$
 $= 1002H$

Target effective address (TEA) = CS * 10 + TOA

(2) push IP = 11002H

SS = A000H

SP = FFFFH

SP_{new} = FFFDH

A000: FFFD	03H
A000: FFFF	00H
A000: FFFC	Top of the stack

Program 1 model Trng

Code
start up

```
mov SP, 0010H  
mov SS, 0C000H  
Call X  
mov BL, 30H (***)  
Exit.
```

X proc uses AX

```
mov AX, 80H (**)  
X RET  
ENDP  
END
```

(1) Find the TEA of the call instruction given that the values of IP & CS at this instruction are 0020H & 3000H, respectively.

(Note: The value of X = 30H)

(2) find the value of SP at label (***) and (***)?

(1) TEA? Call → Near (local)
X → relative dist (0030H)

$$TOA = IP + RD = 0020 + 0030 = 0053H$$

$$TEA = CS \times 10 + TOA = 30053H$$

② SP | = 000CH
label (xxx)

0C00:000C	AL
0C00:000D	AH
0C00:000E	23H
0C00:000F	00H
0C00:0010	T0S

SP | = 0010H
label (xxx)