| 0907231 Digital Logic <br> 6 Problems, 4 Pages | Second Exam 70 Minutes | $\begin{array}{r} \text { Spring } 2015 \\ \text { April } 27^{\text {th }}, 12: 50 \mathrm{PM} \end{array}$ |
| :---: | :---: | :---: |
| الشببة: | الرقم الجامعي: | الاســ |

Problem 1. Solve the following short problems.
a) Complete the following table to show the binary representation of the following number in signed-magnitude and 2's complement, assuming you have 7 bits.

| Number | Signed Magnitude | 2's Complement |
| :---: | :---: | :---: |
| -40 |  |  |

b) Given a 6-bit signed 2's complement number system, the maximum positive number that can be represented is $\qquad$ , while the minimum negative number is $\qquad$ .
c) Consider the following operation of adding the following 5-bit 2 's complement numbers:

$$
(11100)_{2}+(11001)_{2}=(\quad)_{10}
$$

1. Fill in the decimal value of the result in the equation above.
2. Does an overflow occur for this operation? Justify your answer.

Problem 2. Map the below circuit to an equivalent, optimized circuit using NAND technology. Draw your final circuit in the box.

> (3 points)


Problem 3. Write the truth table of the circuit that computes ( N modulo 3), where N can be any number in $\{0,1,5,9,11,12,14,15\}$. The circuit is required to use the minimum number of bits for representing inputs and outputs. You need not show don't care conditions.
Hint: Remember that modulo operator determines the remainder after division. Example, 18 modulo 5 is equal to 3 .
(4 points)

Problem 4: Study the following circuit. Then fill-in the truth table of the function implemented. Note that in the used encoder, I3 has the highest priority then I2, and so on.


Problem 5: Let $F(x, y, z)=\sum_{m}(3,5,6,7)$,
a. Draw the logic diagram of F using an 8 -to- 1 MUX.
b. Draw the logic diagram of F using a 3-to-8 line decoder and a four-input OR gate.

Problem 6. Assume $\mathbf{x}$ is a 4-bit 2's complement signed number. Given the following 4-bit ripple carry adder, design a circuit that outputs a 4 bit 2 's complement signed number $\mathbf{y}$. The circuit has a control bit $S$, when $S=0$ the output $y=2 x$, when $S=1$ the output $y=-x$.
(Hint: remember that $2 \mathrm{x}=\mathrm{x}+\mathrm{x}$ )
(4 points)


