

Dr. Ramzi Se'efaan  
Summer 2016

POWER UNIT


*Embedded System*

By: Mohammad Abuhashia



# CHAPTER (1): Introduction.

## \* Embedded system:



takes decisions for the device.

\* every M.C has its own DATA sheet.

## \* Real Time Constraints:

- There are deadlines for the actions or results.
- if the result came after the deadline, it is useless

## \* To understand any ES:

- 1) Inputs.
- 2) Outputs.
- 3) User Interaction.
- 4) Link to other systems

↳ After That:

- 1) Hardware (M.C)
- 2) Software (code)

↳ sometimes we have the code and some times we haven't

⇒ But if we could have the code we can rebuilt the whole system.

⇒ if we don't have the code: we can imagine that the system is a box and change the inputs to see how the outputs change




Scanned by CamScanner



\* **Software Driven**: all ES components are controlled by program.

\* **Reliable**: it should give true results almost 100% of the time.



\* **Example**: (refrigerator)

$T_{\text{desire}}$  if  $T_{\text{act}} > T_{\text{des}}$   $\Rightarrow$  switch ON compressor  
 $T_{\text{Actual}}$  else  $\Rightarrow$  switch off compressor

\* **Main Components of the computer**:

① CPU: control & execution & processing.

② Memory: storage

- DATA memory: it holds the values of the variables. (volatile): it is lost when power is off!
- Program memory: it holds the program (permanent)

③ Input/output: To deal with the external world.

④ Buses: To connect the components above.

\* **DATA memory**: faster and takes less power in writing.

\* when we give power to CPU it <sup>will</sup> take the first instruction and start execution, while executing the instruction the CPU brings (fetch) the next instruction and that called  $\Rightarrow$  "pipelining"




\* VNA (Von Neumann Architecture): only 2 buses and all modules take from them.

- bottleneck (buses)
- slower [because pipelining is hard]
- is simpler.

\* Harvard: 2 separate buses for each module.

- faster.

\* word size: the size of block that can be read or written in one shot.



$$\Rightarrow \begin{aligned} \text{size of memory} &= (12 * 2000) \text{ bits} \\ &= \left( \frac{12 * 2000}{8} \right) \text{ bytes} \end{aligned}$$

$$\Rightarrow \text{minimum data bus} = 12 \text{ bits}$$

↓  
address 10 bits

$$\text{minimum address bus} = \lceil \log_2 2000 \rceil = 11 \text{ bits}$$

↳ address 0-1023


address 11 bits

↳ address 0-2047

\* Harvard arch: variable bus sizes for each module.

\* PIC M.C's use Harvard arch.





memory size =  $\frac{1000 \times 14}{8}$  bytes


memory size =  $\frac{3000 \times 16}{8}$  bytes

	DATA memory	prog memory
Harvard	data bus = 14 bits address bus = $\lceil \log_2 1000 \rceil = 10$ bits	data bus = 16 bits address bus = $\lceil \log_2 3000 \rceil = 12$ bits
VVA	data bus = $\max\{14, 16\} = 16$ bits address bus = $\max\{10, 12\} = 12$ bits	

\* Instruction Set: description for all instructions that you can build your program out of them.

→ **CISC**: - too many instructions and addressing modes (many of them are complicated)  
 SQR, MUL, DIV  
 - more powerful programs.  
 - faster compilation.

→ **RISC**: - less number of instructions (only the simple instructions)  
 ADD, SUB, shift, XOR  
 - few addressing modes.  
 - longer programs.  
 - faster execution.



All instructions have same size & exec. time because pipelining is more efficient.




\* PIC M.C's  $\Rightarrow$  RISC

\* Addressing mode: how to identify the variables in the instruction.

M.C  $\Rightarrow$  we don't care a lot for the speed since M.C just take decisions.  
M. processor  $\Rightarrow$  it must be more powerful because that, we care for the speed.

\* Interrupt: something that interrupts the execution of the code.



\* All members within the same family have the same core (CPU and instruction set), same instructions set, and same format.

$\Rightarrow$  the program that is written on M.C can be moved to any M.C within the same family without modifications.

$\Rightarrow$  when move from M.C to another within the same family, memory size changes and number of I/O's change

16F84A
16F87XA

 $\Rightarrow$  the same family (They have the same instruction set)



# \* DIP: Dual In-line Packaging;

\* # of pins and spacing between pins determine chip size.



↳ more pins ⇒ more peripherals.

\* Working Register (W-Reg) [Accumulator]

↳ holds the result of the last instructions

\* 8-bits  $\mu$ .c ⇒ the word size of data memory is 8-bits and all operations are done on 8-bits values ⇒ data memory data bus = 8 bits.

\* We will deal with 8-bits PIC  $\mu$ .c


⇒ 8-bits  $\mu$ .c are divided into 3-families:

- ① Base line.
- ② Mid range.
- ③ High performance.

\* PIC are divided into series.

⑫ F508 → 12 series

\* Note: from the name we Can't determine the family.



## Advanced Technology:

There is another  $\mu$ .c but without the letter "A", both have the same architecture but the one with "A" has specific advanced technology like saving power.



16C84

C ~> CMOS


L ~> Low power.

\* stack: it holds return address.

\* On power up => PC = 0

=> program is executed sequentially.

prog memory




PC: it holds the address of next inst. to be executed and it is auto increment.

a) stack = PC


b) PC = address(fun)

\* 2-levels stack => means that you can do 2 nested calls.

\* stack: first in - last out.




This code is single level stack.



This code needs a 2-level stack.



## \* instruction:



→ variables that the instruction works on.

→ unique (can't be two inst. have the same opcode.)

→ ① specifies type of instruction. → ② and the format of the instruction.


\* Reset vector: The address from where execution starts on Reset (address 00)

\* Interrupt vector: " " " " " " " " Interrupt.

\* ALU (Arithmetic logical Unit): is the part of the CPU that is responsible about executing the instructions.

\* In case the instruction works on two operands:


- ① one of them comes from W-Reg.
- ② the second is from either the instruction itself (literal) or data memory.



Add  $\&16, \&16$

↓  
move  $\&16$  to W-Reg

Add  $\&16$



→ size of the instruction is the limitation that prevents using 2-data memory locations in one instruction.





Dr. Ramzi Se'efaan  
Summer 2016

POWER UNIT

*Embedded System*

By: Mohammad Abuhashia





⇒ **memory mapped I/O's**: The program deals with I/O's through the data memory, not directly.

\* **status Reg**: it contains information about last executed instruction (Zero, negative ---).

end of CH1

we studied 12F508, 12F509. Now in CH2 we will study

(16F84A)

⇒ **CHAPTER (2): The PIC 16-series**. → mid range family.

data memory is variable & program memory is all address & inst. size

**EEPROM**: it holds data ⇒ this data not frequently changed. (settings)  
 ↳ (permanent memory)

**1K instructions**: is the longest program that can be stored

On PIC 16F84A.

In PIC 16F84A: There are 3 peripherals: →



- ① 8 bits timer (for delays).
- ② 5 pins parallel port (port A)
- ③ 8 " " " " (port B)

\* 18 pins in PIC 16F84A

\* PIC 16F84A has 18 pins such that:

- ① - 5 for port A
- ② - 8 for port B
- ③ - 2  $V_{DD}$  (power supply)  
 $V_{SS}$  (ground)
- ④ - 2 oscillator (for clock)
- ⑤ - 1 for  $\overline{MCLR}$  (external reset)

↳ Active low: active when = 0

↳ it will reset when  $\overline{MCLR} = 0$

points 3 & 4 & 5 must be connected without them the PIC won't work.

\* we will deal in CH2  $\Rightarrow$  with 14-bit instruction.

\* The maximum number of I/O's devices could connect to PIC 16F84A  $\rightarrow$  (13) devices.  
↳ come from port A & B

\* for 16F84A:

prog memory size =  $\frac{1K * 14}{8}$  bytes

minimum address bus required for PIC 16F84A:

$\lceil \log_2 1K \rceil = 10$  bits However, 13 bits is used.




\* file register  $\equiv$  data memory

$\Rightarrow$  program memory:

\* address 00: reset vector

\* address 04: interrupt vector.  $\Rightarrow$  04 always used for interrupt vector so we can't write on it.



\* reset & interrupt vector for 16F84A always fixed.

\* call

PC  $\xrightarrow[\text{push}]{\text{interrupt}}$  stack

PC  $\xleftarrow[\text{POP}]{\text{return}}$  stack

\* Configuration word: 14 bits stored in program memory.

- $\rightarrow$  can be written one time at program download.
- $\rightarrow$  can't be modified after program download.
- $\rightarrow$  it holds configuration information about the program.

$\rightarrow$  ① OSC type: There are 4-types of OSC:

- crystal (XT), Low power (LP), High speed (HS) and RC OSC (RC)  $\Rightarrow$  They differ in freq range.

② WDT: watch dog timer enable

WDT: it monitor the  $\mu$ C

and resets it if crash happens

$\rightarrow$  if WDT = 1  $\Rightarrow$  the WDT is enabled.

\* إذا أردنا تغيير نوع OSC يجب إعادة تنزيل البرنامج جديد



③ **PWRTE**: if enabled ( $=0$ ), it holds the  $\mu C$  in reset mode for short time on power up. in order for power to be stabilized on all components and for OSC to give regular clock



④ **CP**: code protection ( $=0$ )  $\Rightarrow$  code is protected if someone want to read the code.

$$1K = 2^{10} = 1024$$

$$1K \text{ bytes} = 1024 \text{ bytes}$$

$$1K \text{ instructions} = 2^{10} \text{ instructions} = \frac{2^{10} \times 14 \text{ bits}}{8 \text{ bits/bytes}}$$

\* **DATA memory is divided in two ways:**

- ① **Vertically**
- special function registers (data memory locations, but have additional functions mainly for dealing with I/O's. in other words each of these SFRs have specific function.)
  - general purpose registers (data memory locations to hold values of variables)



$$0 \rightarrow \underline{4FH}$$

$$4 \times 16 + 15$$

$$0 \rightarrow \underline{79}$$

(20 locations)

② **Horizontally**: divided into 2 banks each of size 80 address

$\Rightarrow$  total = 160 word

$$\text{minimum address bus} = \lceil \log_2 160 \rceil = 8 \text{ bits}$$





\* If the memory is flat  $\Rightarrow$  8 bits address is needed.

$\Rightarrow$  when the memory is divided into 2 banks.





we need 7 bits to address a data memory location inside the bank.


$7\text{-bits} = \lceil \log_2 80 \rceil$  , However we still need to select the bank.



\* data memory address come from the instruction.



read address 5



$\rightarrow$  8 bits if one bank } we saved one bit  
 $\rightarrow$  7 bits if two bank } due to dividing into 2 banks.

$\Rightarrow$  cost: we have to select the bank first.



\* To access any data memory location:

- 1) select the bank, if not selected.
- 2) select the address inside the bank.

\* bank switching is needed  $\Rightarrow$  only if you want to access a word on the other bank.



\* Write a code to read data memory location 95H.



⇒ code:


select bank 1

read address 15H




\* when you deal with SFRs ⇒ take care about banks switching because some of them are on the other bank

\* Some SFRs are in the two banks ⇒ if you modified one, the other will be also modified.







⇒ control: the setting of the I/O.

data: input ⇒ the entered data.

output ⇒ the data you want to output.

\* Bank selection: 1- direct addressing      2- indirect addressing.


① Direct addressing: value is in the data memory and its address is in the instruction itself.

② Indirect addressing: value in data memory and its address is in SFR called File Select Register (FSR)

Direct → single bit if two banks (bit 5 of status reg.) (RPO)  
 → 2 bits if 4 banks (bits 5 and 6 from status reg.) (RP1 & RPO)

Indirect → 2 banks ⇒ 8th bit of FSR  
 → 4 banks ⇒ bit 7 of status (IRP) & bit 7 of (FSR)


\* in slide (15): status reg.





Ex. what is the value in status register after executing the following code?

code: clear status register → status 00  
 add 35H & 25H



Ex. Write pseudo code to read locations 15H, 23H, 95H, 82H, 31H.

- 16H ⇒ 0001 0101 ⇒ b0
- 23H ⇒ 0011 0011 ⇒ b1
- 95H ⇒ 1001 0101 ⇒ b1
- 82H ⇒ 1000 0010 ⇒ b1
- 31H ⇒ 0011 0001 ⇒ b0

pseudo code:

clear RP0 in status  
 read 16H

133 } set RP0 in status

read 33H →  $\frac{011 \ 0011}{7\text{-bits}}$  & 1 bit for bank.

read 15H

read 02H

clear RP0 in status

read 31H







slide (17):

### \* Read in EEPROM:

- 1) store the address in EEADR
- 2) switch banks ( $RP0=1$ )
- 3) Set the RD in EECON1  
↳ start reading.
- 4) \* after reading is over, the read byte is in EEDATA.  
To read the byte, you have to switch bank first ( $RP0=0$ )

⇒ To read the next byte:

- you have to repeat all steps above.
- RD bit is set by SW, and cleared by HW when read is over.

\* WREN in EECON1 ⇒ means enable writing (Not start writing)

\* WR ⇒ start writing.

### \* Writing to EEPROM:

- 1) DATA → EEDATA      2) address → EEADR  
(switch banks) ( $RP0=1$ )

3) set WREN in EECON1

4) write 55H in EECON2 } To make sure that writing is intentional.

5) " AAH " " "

6) set WR bit in EECON1 (start writing)

7) when write is over EEIF=1

set by SW  
cleared by HW




switch banks

\* To read the next byte: repeat all steps except step ③ since WREN already set.

(clear RD in EECON1)  $\Rightarrow$  X since RD cleared by HW not SW.

\* The Clock:



$$F = \frac{1}{T_{cycle}}$$
$$F_{osc} = \frac{1}{T_{osc}}$$

$\Rightarrow$  The clock generated by OSC.

\*  $T_{osc}$  is not enough to execute single instruction.

$\Rightarrow$   $T_{instruction}$ : instruction cycle  
 $\rightarrow$  it is the time that is enough to fetch or execute single instruction.

\* Each instruction is fetched then executed.

$\Rightarrow$  Time to fetch and execute one inst =  $T_{inst}(\text{fetch}) + T_{inst}(\text{exec.})$

factor

$$T_{inst} = X * T_{osc} \quad (\text{in general})$$

$\rightarrow$  (in PIC):  $T_{inst} = 4 T_{osc}$

each instruction requires  $2 T_{inst} = 8 T_{osc}$  to be fetched and executed.





a prog composed of 8 instructions

$\Rightarrow 8 \times$  The time per inst

$$= 8 \times 2 T_{inst}$$

$$= \boxed{16 T_{inst}} \Rightarrow \text{without pipelining}$$

$\Rightarrow$  with pipelining: the time goes to half  
 $= 8 T_{inst}$ .


so, each instruction requires  $1 T_{inst}$  to be fetched and executed.

\* Pipelining fails sometimes:

when program execution becomes not seq.

PC  $\neq$  PC+1 call  
 goto  
 return

seq.  
 $\Rightarrow PC = PC+1$



failure of pipelining requires one additional  $T_{inst}$  to fetch another inst.

$$T_{inst} = 4 T_{osc}$$


example:  $F_{osc} = 1 \text{ MHz} \Rightarrow T_{osc} = \frac{1}{1 \text{ MHz}} = 1 \mu s$

$$\Rightarrow T_{inst} = 4 T_{osc} = \boxed{4 \mu s}$$



## Power up & Reset:

\* In power up: we want to keep the PIC in Reset mode


→ in order for power to be stabilized on all components. 

→ ① Internal: manipulate some settings by SW.

→ ② External: connect some HW.

Reset: PC ← 00

↳ all registers & pins go into their default value.




Reset  $\equiv$  MCLR → slide 22

\* On power up: it takes time related to  $\tau = RC$  until the capacitor charges and high enters on MCLR.


slide 22 → 2 problems in figure (a):  
(figure (b)):

\* for high value of current:

→ we use 


↳ high value of current  
↳ slow process of discharging.

\* for slow process of discharging:

→ we use diode: 

at the beginning ....  $V_{th}$  for  $V_{DD} > V_{th}$  for  $V_C$  so the diode in reverse mode, then after we finish  $V_{th}$   $V_C > V_{th}$  for  $V_{DD}$  so the diode would be in forward and that will speed up process of discharging.





S	R	Q	$\bar{Q}$
0	0	Q	$\bar{Q}$
0	1	0	1
1	0	1	0
1	1	Unstable	


Reset

\* as long as  $\bar{Q} = 0$   
 $\Rightarrow$  the PIC is in Reset.


\*  $\bar{Q} = 0 \Rightarrow$  when  $S = 1$  &  $R = 0$

$S = 1 \Rightarrow$  when any of the following = 1 : (see figure slide)

- ①  $\overline{MCLR} = 0$
- ② WDT resets if and only if not in sleep mode  
 $\Rightarrow$  if PIC is in sleep mode  $\Rightarrow$  No Reset by WDT.
- ③ On power up.



\* when we give power to  $V_{DD}$  a pulse will be created and  $S = 1, R = 0$   
 when the pulse ends  $S = 0, R = 0 \Rightarrow$  No change.  
 $\Rightarrow$  No change until  $R = 1$  to exit the reset mode.



$\Rightarrow$  if (Enable PWRT) & (Enable OST) are zeroes.  
 No need for the counter since the output from them will be (1) anyway.



After power up, the PIC stays in Reset mode

$$\text{time} = \underbrace{1024 \text{ internal RC osc cycles}}_{72 \text{ ms}} + \underbrace{1024 \text{ external osc cycles}}_{\frac{1024}{F_{osc}}}$$

$$\Rightarrow \text{time} = 72 \text{ ms} + \frac{1024}{F_{osc}}$$

$\Rightarrow$  if  $\overline{\text{PWRTE}} = 1$   
& Enable  $\text{OST} = 1$

by default enabled  
for osc types LP, XT, & HS  
in config. word.

in configuration  
word.

In config. word:  $\overline{\text{PWRTE}} = 0 \Rightarrow$  delay on power up. (Active low)

$\hookrightarrow$  in the circuit in slide (22)  $\overline{\text{PWRTE}} = 0$  it will output 1 (Active high)

counter ~~is~~ do  
!! & pi

$\hookrightarrow$   $\overline{\text{PWRTE}} = 0$   
(1)  $\leftarrow$  ~~is~~ &  
 $\overline{\text{PWRTE}} = 1$   
~~is~~

End of CH2

week 2



Dr. Ramzi Se'efaan  
Summer 2016


POWER UNIT

*Embedded System*

By: Mohammad Abuhashia



# CHAPTER (4): Starting to Program.



High level lang.

HLL  $\xrightarrow{\text{compiler}}$  machine code.



$\Rightarrow$  Not efficient execution time & memory usage.

slide (6):

## \* Destination bit (d)

if  $d=0 \Rightarrow$  result is written in W-Regs


if  $d=1 \Rightarrow$  result is written in Data Memory;



data memory address (P)  $\Rightarrow$  (7-bits)

## \* Types of instructions:

- ① Byte oriented file register operations.
- ② Bit oriented file register operations.
- ③ Literal instructions, The value is in the instruction itself  $\Rightarrow$  No need for data memory  
 $\hookrightarrow$  literal operand (K)  $\Rightarrow$  8 bits.
- ④ Control, The instruction that may change the path of execution (call, goto, return...)



$\hookrightarrow$  P, bit # (b)  $\Rightarrow$  3 bits



- operations: (slide 7)

\* Arithmetic: Add/sub/inc/dec.

\* Logic: AND/OR/XOR

\* Types of Operands:

- ① f (7 bits): address for data memory;
- ② b (3 bits): bit location in file reg.
- ③ d (1 bit): destination bit.
- ④ K (8 bits): literal.
- ⑤ K (11 bits): address for program memory (address of instruction)  
↳ goto K      8-bit 0 → 255 (not enough)  
↳ call K      so 11-bit 0 → 2047 ✓

\* Assembly is case insensitive ⇒ "a" = "A"

\* CLRW: clear working reg. ⇒ W-reg 0  
↳ 0 operands

\* CLRF f: ex clrf 15 → 15 

00	

  
7 bits

\* addwf f, d: ex addwf 16, 1      for example let: W=2  
7 bits      1 bit      16 

35	

  
if addwf 16, 0 → result is stored in W-Reg.


\* bcf f, b: ex bcf 22, 2  
7 bits      3 bits      ↳ it clears bit number 2 in address 22

\* addlw K: ex addlw 7      8 bits      22 

7	

⇒ add value 7 to the value in the W-Reg; and store it back in W-Reg.






if it was fixed length:  
 35 instructions  $\Rightarrow$  op code =  $\lceil \log_2 35 \rceil = 6$  bits

opcode for inst 1 = 110... } impossible  
 & opcode for inst 2 = 1101... }  
 3 bit أول PC bit \*  
 إذا كانت valid ياخذها  
 إذا كانت invalid ينظر لل bit الرابع.


**ADD & SUB & INC & DEC:**

\* Note: all literal operations have no destination bit, The result always stored in W-Reg.





\* Literal always store in W-reg.  
 $[P] - [W]$   $\xrightarrow{d=0}$   $[W]$  we always  
 $K - [W]$   $\xrightarrow{d=1}$   $[P]$  subtract the value from

- Ex.  $W=2$
- ADDLW 2  $\Rightarrow W=4$
  - ADDWF 15,0  $\Rightarrow W=7$
  - DECF 15,0
  - DECF 15,0
  - SUBLW 9
  - SUBLW 8
  - SUBWF 15,1





→ COMF 16, 1



$A - B = A + 2^{\text{'s comp of } B}$   
 $2^{\text{'s comp of } B} = \text{comp of } B + 1$

Ex:  $A = 2, 0000 0010$




$2^{\text{'s comp of } A} = 1111 1110$

$B = 4, 0000 0100$

$2^{\text{'s comp of } B} = 1111 1100$

$A - B = A + 2^{\text{'s comp of } B}$

$C = 0$   
 result is negative



INCF 16, 1

INCF 16, 0 ⇒  $W = 00, Z = 1$

\* The status register flags are effected by the result regardless where it is stored (regardless to the value of d)



\* logic inst.:


ANDWF  $f_3d$   
ANDLW  $K$

IORWF  $f_3d$   
IORLW  $K$

XORWF  $f_3d$   
XORLW  $K$

\* logical operations:  
are mainly used for  
data masking;

Example: Complement the even bits in working Reg  
and keep the odd bits as they are?



0 1 0 1 0 1 0 1

⇒ 55h

⇒ XORLW 55


\* Review:

$X \cdot 0 = 0$
$X \cdot 1 = X$
$X + 0 = X$
$X + 1 = 1$
$X \oplus 0 = X$
$X \oplus 1 = \overline{X}$

Example: Write instruction to set the most sig. 4 bits?

IORLW F0

Example: Write inst. to check if the W-Reg value is even?



ANDLW 01  
check Z flag

since we just  
care for the  
first bit

if  $Z=1$  (even)

if  $Z=0$  (odd)



i.e.:

W = FF  
= 1111 0111 (odd)  
0000 0001

AND | xxxx 0001 ⇒ Z = 0


W = F6  
= 1111 0110 (even)  
0000 0001

AND | xxxx 0000 ⇒ Z = 1

ANDLW F0

XXXX XXXX ⇒ for this value to be > 15  
⇒ one of the most sig. 4 bits should equal 1.

\* Data movement inst. :



\* Move instructions are Copy → Not cut.

Note: MOV WF F ⇒ No need for d since the movement known (W-Reg → data mem)

MOV F 16, 1  
check Z flag if Z=1.  
⇒ [15] = 0

Example: write code to initialize data memory address 20 with the value 5. ?

MOV LW 5  
MOV WF 20



Example: write code to copy address 15 to 16?

MOVWF 15, 0

MOVWF 16

\*\* why There is no instruction such that:

MOVLW  $\Rightarrow$  since it take  $K, f$ :

$\Rightarrow$  MOVLW  $K, f$

8 bits      7 bits       $\rightarrow$  15 bits

Can't be for instruction.

SWAPF  $f, d$

ex. SWAPF 22, 0

given



$\Rightarrow$  W = 5A

\* the value in the <sup>data</sup> memory doesn't change.

$\rightarrow$  if the  $d=1$  in the last example

$\Rightarrow$  the value in data memory will change to 5A

\* Conditional branch instructions:

BTFSS, BTFSC, INCF SZ, DECF SZ

$\rightarrow$  goto if condition. we use them in loops if else.

\* In PIC the conditional branch is skip next inst. if condition.



## Examples:

INCFSE 15, 1

inst 1 → if [15] initially  $\neq$  FF

inst 2 → in this code always will be executed.

DECFSE 16, 1

inst 1 → if [16] initially  $\neq$  1

inst 2 → always.

\* if the condition is true  $\Rightarrow$  2  $T_{inst}$   
otherwise  $\Rightarrow$  1  $T_{inst}$ .

BTFSC 15, 2


inst 1 → will be executed if bit number 2 in address 15 equal to 1.

inst 2 → always.

BTFSS 15, 2

inst 1

inst 2



Call K    stack  $\leftarrow$  PC  
                  PC  $\leftarrow$  K

goto K    PC  $\leftarrow$  K  
                  (No stack here)

There is No return from goto.


Return

PC  $\leftarrow$  stack




## \* Miscellaneous inst.:

Rotate:



\*2 if C=0

\*2+1 if C=1



/2

Example: write code to \*8 address 15 ?

```
bcf status, 0
```

```
RLF 15, 1
```

```
bcf status, 0
```

```
RLF 15, 1
```

```
bcf status, 0
```

```
RLF 15, 1
```

Example: write a code to clear the least 4 sig. bits in address 15 ?

```
MOVLW F0
```

```
ANDWF 15, 0
```


## Week 3



MOVWF P, d

→ = 0 ⇒ F → W  
→ = 1 ⇒ f → f itself


MOVWF 15, 1  
MOVWF 16, 1 ⇒ affects Z flag;



\* To select bank 1:  
BSF STATUS, 5

\* To select bank 0:  
BCF STATUS, 5

\* slide (18):



means hexadecimal.  
BCF 0x31, 3

bsf status, RP0 } we have to select  
bcf 31, 3 } the bank at first.

⇒ This inst. is wrong: bcf D1, 3 (x)

movf 0x21, 0x33 (wrong instruction) → d = 0 or 1  
No address → address

MOVWF 21, 0 }  
MOVWF 33 } correct.

MOVWF 0x22, 1

↳ wrong inst. since movWF doesn't take a destination bit.




for slide (21):

bsf 31, 2

⇒ opcode = 1011

011 0001

010



4-bits opcode

3-bits for b

7-bits for f.

MOVF 21, 1

⇒ opcode 1 010 0001

\*Note: opcode will be given in the exam for each instruction.

BTFSC 22, 2

⇒ 0110 010 010 0010

opcode

\* A program in assembly language may have 4 things:

1- label: starts at the very beginning of the line.

↳ Label ⇒ is a case sensitive.

\* once you write a label, I can use it as operand in the program. Its value = the address of the first instruction after it.

2- mnemonic:

ex. bcf, MOVF, ...

\* characteristics of label:

- optional.

- can be in a stand alone line.

3- operands: based on the instruction.

4- comments: starts with (;)



\* To specify numerals:

1- Decimal: D'22'

2- Hexadecimal: H'A2', 0x23, (23)

By default  
always hexa.

3- Octal: O'22'

4- ASCII: 'G', A'G'

5- Binary: B'1011011'

\* If the hex value starts with letter (A-F)

→ Then you should precode it with either 0x or H'

MOV A1, 0 X ⇒ MOV 0xA1, 0 ✓

assembly → Assembler → machine code → download execution.

\*\* Assembler: has nothing to do with execution.

⇒ the directives does not exist in the program memory.

\* Directives: give information to the assembler at compilation time, then they are discarded.

\* #include: it opens a file and you can use anything inside it.

for example: to use cout in C++:

```
#include <iostream.h>
```


```
cout << " " ;
```




\* org: it defines the address of the next instruction

org 5 }  $\Rightarrow$  it tells the assembler that after converting the inst. "MOVWF 3,0" into Binary store it in address (5) in the prog. memory.

always in the code we have:



ex.



\* equ: it defines a constant, this constant can be used anywhere in the program.

directive (takes @ bit)

STATUS EQU 3  $\Rightarrow$  bsf STATUS, RP0  $\equiv$  bsf 3,5  
 RP0 EQU 5

constants

\* Nothing wrong in this inst:

takes 7bits  $\leftarrow$  bsf STATUS, STATUS  $\equiv$  bsf 3,3  
 takes 3bits  $\leftarrow$

since STATUS constant here.




#include PIC16F84A.INC

↳ if this file is included:

all registers and flags can be used by their names.

\* cblock endc: define a block of variables.




same as  
var1 EQU 0x20  
var2 EQU 0x21  
var3 EQU 0x22  
end

end: tells the assembler about the end of the code.

\* for writing any program: we must write in it "org 0" at first "end" when we finish.

program (slide 25):



see the full program slide 26



→ slide 26'

DONE goto DONE ⇒ it will never reach "end"  
so it is infinite loop.

\* what is the address of START?

for the interrupt ⇒ address 04 so when "goto" executed  
it will go to START ⇒ bcf has an address  
05 ⇒ START is a label so it will take the same  
address of bcf (05)


⇒ This prog is 8 instructions each of size 14 bits

⇒ Total size:  $14 \times 8 \text{ bits} = 112 \text{ bits}$

\* Without (DONE goto DONE) in the prog. :

it will take 7 instruction cycles.

program in slide (27)



End of CH4



# CHAPTER (5): Building Assembler Programs.

\* Conditional Branch: goto if condition.

- conditional branch in PIC: is just skip if condition.

\* If you want to write conditional if or loop,

Then you need one of the instructions: btfsc, btfss, incfsz, decfsz (without them the code is incorrect).

```
btfss 0x22, 2
```

```
clrw
```

→ executed if bit #2 in 0x22 = 0

```
clrf 0x22
```

```
if (bit 2 in 22 != 1)
  clrw
clrf 22
```

```
btfss 22, 2
goto label } code else
clrf 22 } code if
goto next }
Label clrw
next
end
```

to skip else code

```
if (bit 2 in 22 != 1)
  clrw
else
  clrf 22
```

```
btfss 22, 2
goto code else
goto code if
```

⇒ for general way

```
code else
  goto next
```

```
code if
```

```
next
end
```



for  $i=25, i \geq 0$

incf 31, 1

\* if it was `decfsz 22, 0`  
it will be infinite loop  
we will never get out  
of it since the value  
(25) in address 22 won't  
change.

```

MOVW 25
MOVWF 22
loop incf 31, 1
      decfsz 22, 1
      goto loop
end

```

Example: slide (8):

```

[11] + [22]
if C=0
  [33] ←
else
  [44] ←

```

MOVE 11, 0 → W  
ADDWF 22, 0

```

BTFS C STATUS, 0
goto else
MOVWF 33
goto next
else MOVWF 44
next end

```

Or using BTFS:

using (2) goto:

```

BTFS STATUS, 0
goto else
MOVWF 44
goto next
MOVWF 33

```

```

BTFS STATUS, 0
goto elsecode
goto ifcode
elsecode MOVWF 33
goto next
ifcode MOVWF 44
next

```

\* The code in slide (9):  
has (9) instructions.

```

movwf 0x44 → takes 7 bits
goto DONE → take the address (D)h or (13)10

```




8-bits  $\Rightarrow 2^8 = \underline{256}$

```

clr 22
loop decfsz 22, 1
goto loop
    
```

$\Rightarrow [22] = 0 \xrightarrow{1} 255 \xrightarrow{2} 254 \dots \xrightarrow{256} 1$

256 iterations.



\* نظر 8-bit (H) و 8-bit (L) ...  
ولكن نبدأ أولاً من H ...  
إذا كان ...  
إذا كان ...

\* Subroutines:

↳ is just code that starts with label and ends with either "return" or "ret LW K"

```

Label code
return
ret LW K
    
```

\* The subroutine is invoked by: call Label of subroutine

\* call & return ret LW takes 2 Tinst.

Example (slide 16):

$[W] = [30] * [31]$

\* subroutine doesn't use parameters so we put them in a location in the data memory and call these locations.



# \* Generating time delays:

delay:  $\left\{ \begin{array}{l} \rightarrow \text{SW: non-useful code} \\ \rightarrow \text{HW: timers timer } \emptyset \end{array} \right.$

Loop    nop  $\rightarrow 1 T_{inst}$   
           nop  
           goto loop } max 256 iterations.

## \* for longer delay:

loop1  
     loop2  
         goto loop2  
     goto loop1 }  $\Rightarrow$  max  $256 * 256$  iterations.

write code for  $\left\{ \begin{array}{l} \text{if } [22] < 10 \\ \text{multiply it by 4} \\ \text{else} \\ \text{add to it 5} \end{array} \right. \Rightarrow$


	MUL	MOV LW 10
		SUBWF 22, 0
		BTFSS STATUS, C
		goto MUL
		goto ADD
		BCF STATUS, C
		RLF 22, 1
		BCF STATUS, C
		RLF 22, 1
		goto next
		MOV LW 5
		ADDWF 22, 1
		goto next
		end

$[22] > 10 \Rightarrow C=1$     MUL by 4

$[22] < 10 \Rightarrow C=0$     ADD 5



\* To know the total delay, we usually trace the code



1- initialization.

2- all iterations except the last one.

3- last iteration.

for the code slide (20):

# of  $T_{insts} = (1 + 1)$  initialization

+ 199 \* (1 + 1 + 1 + 2)

$\downarrow$   $\downarrow$   $\downarrow$   $\downarrow$

nop nop decfsz goto

+ (1 + 1 + 2)

$\downarrow$   $\downarrow$   $\downarrow$

nop nop DECFSZ

= 2 + 199 \* 5 + 4

= 1001  $T_{insts}$

$\Rightarrow$  delay =  $\frac{4}{800 \times 10^3} * 1001$

= 5.005 ms

$\Rightarrow$  for this code to be a subroutine:

call 2  $T_{inst}$  (# of  $T_{inst} = 1001 + 4$ )

return 2  $T_{inst}$

$\Rightarrow$  delay =  $4 * \frac{4}{800 \text{ kHz}} + 5.005 \text{ ms}$

or delay =  $\frac{4}{800} * 1005$

\* Modify the given code to give 4 ms delay?

$\rightarrow$  slide (20)

$T_{inst} = \frac{4}{800 \text{ K}} = 5 \mu\text{s}$   $\Rightarrow$  delay =  $T_{inst} * \# \text{ of } T_{inst}$

$\Rightarrow 4 * 10^{-3} = 5 * 10^{-6} * N \Rightarrow N = 800$



$$\Rightarrow 800 = (1+1) + (1+1+1+2) * (X-1) + (1+1+2)$$

$$800 = 2 + 5X - 5 + 4$$

$$\Rightarrow X = \frac{799}{5} = 159.8$$

No use for fraction  $\Rightarrow X = 159$

MOVLW D'159'

MOVWF COUNTER

$$\text{delay} = 796 \Rightarrow N = 800$$

so we need

4 nop

```

del  nop
    nop
    nop
    nop
    nop
    decfsz counter, F
    goto del
  
```

Ex. Write a subroutine that gives 10ms delay given that  $F_{osc} = 100\text{KHz}$  ?

$$T_{inst} = \frac{4}{100\text{KHz}} = 40\mu\text{s} \Rightarrow \# \text{ of inst cycles} = \frac{10 \times 10^{-3}}{40 \times 10^{-6}} = 250$$

$\Rightarrow$  Sub MOVLW [X]  $\rightarrow$  D'49'

MOVWF COUNTER

call initializing

$$\Rightarrow 250 = 2 + 2 + 5 * (X-1) + 6$$

```

Loop  nop
     nop
     decfsz counter, 1
     goto Loop
return
  
```

$$\Rightarrow X = 49$$



\* for nested loop:

- 1) initialization.
  - 2) first external iteration
  - 3) all external except last one.
  - 4) last external iteration.
- } → all internal except last internal iteration.

```

MOVLW 20
MOVWF counterI
MOVLW 30
MOVWF counterE
loop DECFSZ counterI, 1
    goto loop
    DECFSZ counterE, 1
    goto loop
    
```


أول مرة سيتم تنفيذها  
 20 مرة بعد ذلك  
 برجع (loop) بسبب  
 external iteration  
 - مرة (256)

slide (21):

$$T_{inst} = \frac{4}{4MHz} = 1\mu s \Rightarrow 10 \times 10^3 = 1 \times 10^{-6} \times N$$

$$\Rightarrow N = 10\ 000$$

# of  $T_{inst}$  =  $2 + 5 + 249 * 3 + (2+1+2)$   
 $+ 11 * [255 * 3 + 5] + 255 * 3 + 6$   
 $= 10\ 000$



\* Working with Data:

- indirect address: the value to work on is the data memory and its address is in FSR register.



\* We usually use indirect addressing :

To deal with lists.

\* Write a code to clear data memory location  
D'10' to D'70'

```
CLRF D'10'  
CLRF D'11'  
:  
:  
:  
CLRF D'70'
```

→ indirect addressing: ① we store the address in FSR.

② The instructions should work on INDF or 0x00

```
counter EQU D'81  
MOVWF counter  
MOVLW D'10'  
MOVWF FSR
```

```
loop: CLR F INDF  
      INCF FSR  
      DECFSZ counter  
      goto loop
```

once CPU see that f = 0x00 or INDF

⇒ The CPU gets the address from the FSR

loop

it is inc. for an address.



Ex. Write code to Complement the least significant 4 bits of address 23, using indirect addressing?  
the value in


```

MOVLW 23
MOVWF FSR
MOVLW 0x0F
XORWF INDF, 1 ⇒ XORWF 23, 1
    
```

$\oplus_{23}$   
0F

~~\*\*~~ XORWF FSR, 1  
↳ we can't use it  
since here will comp. the 23  
~~not the value in address 23~~

Ex. Write code to copy the value in address 0x81 using direct & indirect addressing into W-Reg



⇒ direct addressing:

```

MOVWF 0x81, 0 (x) ⇒ since the address with MOVWF = 7 bits.
⇒ BSF STATUS, RP0
MOVWF 0x01, 0
    
```

⇒ indirect addressing:

```

BSF FSR, 7
MOVLW 0x01
MOVWF FSR
MOVWF INDF, 0
MOVLW 0x81
MOVWF FSR
MOVWF INDF, 0
    
```

overwrites  
inst. 01 01 01 01 01 01 01 01

INDF	INDF

⇒ INDF is not a physical register.  
(We can't store a value in it).



Example: slide (25)

it has 12 instructions.

if we don't have indirect:

the code will be:

see the full code using indirect addressing. (slide 25)

MOVWF 0x10,0

ADDWF 0x11,0

ADDWF 0x12,0

15 add instructions.

ADDWF 0x1F,0

MOVWF 0x20

if we asked about the delay (without inst DONE goto DONE)

#Tinst = 2 + 5 + 14 \* 5 + 5

delay = (4 / Fosc) \* #Tinst

\* Look-up Tables:

int a[3] = {1, 2, 3};


How can we define an array in PIC16F84A?

The look-up table is a method to define an array inside the code.

Look-up table: it is a subroutine.

LookUp ADDWF PCL,1
retlw 0
retlw 1
retlw 4
retlw 9
retlw 16
retlw 25

\* PCL: it is a SFR in the two banks.





\* Note: Any instruction modifies PC takes 2 Tinst.

```
call lookUp
MOVLW 5
call lookUp
```

```
lookUp ADDWF PCL,1
        retlw 0
        retlw 1
        retlw 4
        retlw 9
        retlw 16
        retlw 25
```

array of 6 elements = {0, 1, 4, 9, 16, 25}

to call an element:

```
MOVLW element
      Number
call lookUp
```

## End of CH5


## CHAPTER(6): Interrupts & Timers.

\* Interrupts:

↳ The interrupt is code written in the program memory starting at address 04, invoked by HW

Timer

↳ we need to use interrupt.



\* Interrupt code: it is a subroutine invoked by HW and has higher priority than regular code stored at address 04 in program memory, ends with RETFIE







Dr. Ramzi Se'efaan  
Summer 2016

POWER UNIT

*Embedded System*

By: Mohammad Abuhashia




\* interrupt flag: set by HW, cleared by SW


\* Types of interrupt:

① External interrupt.


INTF = 1  
GIE = 1  
INTE = 1



② Timer overflow interrupt.



③ Port B change interrupt.



⇒ RBIF = 1  
GIE = 1  
RBIE = 1

④ EEPROM write complete interrupt.

↳ after finish writing:

① WR bit ⇒ WR = 0  
↳ 0

② EEIF = 1 → interrupt under conditions  $\left\{ \begin{array}{l} GIE = 1 \\ EEIE = 1 \end{array} \right.$



\* If there was more than one type of interrupt enabled  
Then to know the type check the flag bit.

\* If local enable = 1 and its flag = 1

→ if the CPU is in sleep mode ⇒ it wakes up even if GIE = 0  
see slide 8

\* INTCON Register:

4 flags } ⇒ in INTCON except EEIF is in EECON1  
4 enables }  
GIE }

1 bit ↘ ↙ in external interrupt is in option-Reg(6)

⇒ To deal with interrupt: we set GIE and its enable bit.

\* External interrupt: requires also setting the edge bit (option(6))

in slide(11): all the steps in interrupt happens Automatically.

⇒ {clear GIE}: to prevent other interrupts from interrupting the current interrupt.

\*\* Why the code of interrupt must end with "retfie" ?

since retfie has implicitly → GIE = 1

But the "Return"

doesn't include GIE = 1 so we didn't use return.

✓ In PIC16F84A: all flags are cleared on reset except RBIF  
since RBIF could be related for another interrupt.

\* In slide(12): Between step 4 & 5: you should clear the flag bit by SW before retfie.



## \* Example (slide 13):


0x0A  
 external interrupt (↑) ⇒  
 0x10 ← result  
 [W-Reg] ← 0

we must have in the code:

GIE = 1  
 INTE = 1  
 option-Reg(b) = 1

```
BSF INTCON, GIE
BSF INTCON, INTE
BSF OPTION-REG, b
```

\* (+ve) edge happen  
 for example when  
 we have switch:



## \* Context Saving:

if there is a register that you don't want to be modified by the ISR ⇒ "Context saving".

⇒ store it in the data memory at the beginning of the ISR and read it before retfie.

```
ISR  movWF Temp
    ...
    MOVF Temp, 0
    retfie

    movF 15, 0
    movWF Temp
    ...
    movF Temp, 0
    movWF 15
```

context saving

we can't use this method for the STATUS reg. since movF affects carry flag.



(1)

\* Exercise: write code that multiplies location 0x15 by 4 when external interrupt happens and decrements by 4 location 0x15 when PORTB change interrupt happens

② When any of PORT B change or Timer overflow interrupts happens  $\Rightarrow$  clear W  
However, if PORT B change interrupt happens  $\Rightarrow$  Increment W-Reg

### \* Counters & Timers:

\* For a counter to work as timer:

1) we should know the freq of the clock.


e.g. if freq = 1 MHz  $\Rightarrow T = \frac{1}{1 \text{ MHz}} = \underline{1 \mu\text{s}}$

$\Rightarrow$  TOIF = 1 after 256  $\mu\text{s}$

Timer (8bits)

2) we should be able to initialize it.

e.g. to make the timer overflow after 100  $\mu\text{s}$  if freq = 1 MHz  $\Rightarrow$  we initialize it by  $256 - 100 = \underline{156}$




slide (19):

\* The clock input to timer:

if PSA = 0  $\Rightarrow$  clock is prescaled.

if PSA = 1  $\Rightarrow$  clock is Not prescaled.



\* To increase the delay;



PS2 PS1 PS0 + 1

\* The prescale value = 2

Ex. if PSA=0 and PS2 PS1 PS0 = 101  $\Rightarrow$  prescale =  $2^{101+1} = 2^6 = 64$

if PSA=1 and PS2 PS1 PS0 = 100  $\Rightarrow$  PSA=1 not prescaled.

\* The clock source can be either internal with  $\text{freq} = \frac{F_{osc}}{4}$  or external from RA4 Pin

$\Rightarrow$  it is internal : when TOCS = 0  
 $\rightarrow$  external : when TOCS = 1

TOCF = 1  $\Rightarrow$  if the clock is external  $\Rightarrow$  it counts on negative edge.

\* To deal with timer 0, we manipulate :

01  $\leftarrow$  TMR0 register  $\Rightarrow$  b0

81  $\leftarrow$  OPTION\_REG  $\Rightarrow$  b1

\* delay of Timer 0 in case we use internal clock ( $\frac{F_{osc}}{4}$ )

$$= \left( \frac{4}{F_{osc}} * \text{prescale} \right) * (256 - \text{Initial value})$$

cycle of the clock  
(entered to timer 0)

\* Sync : it is used when the clock is external to synchronize.  
... takes up to 2 cycles.

$\Rightarrow$  it is always ignored in calculations.



Example: write code to give 10ms delay using timer0 given that  $F_{osc} = 1\text{MHz}$ .

$$\text{delay} = \frac{4}{F_{osc}} * \text{prescale} * (256 - N)$$

$$10 * 10^{-3} = \frac{4}{1\text{M}} * \text{pres} * (256 - N)$$

one equ. with two variables  
(we solve it by assuming a value for prescale, then finding N)

assume prescale = 2

$$\text{pres} * X = 2500 \Rightarrow X = \frac{2500}{2} = 1250 \text{ (impossible)}$$

$$\text{assume prescale} = 16 \Rightarrow X = \frac{2500}{16} = 156.25 (\approx 156)$$

$$\Rightarrow N = 256 - 156 \Rightarrow \boxed{N = 100}$$

MOVLW D'100'

MOVWF TMR0

BSF STATUS, RP0

MOVLW B'00000111'

MOVWF OPTION-REG

from 16 pre scale (see slide 20)  
PSA

\* Maximum delay of Timer0 =  $\frac{4}{F_{osc}} * 256 * 256$

max prescale  
max of (256-N)

Example: given  $F_{osc} = 1\text{MHz}$ , write code to give 1 second delay?

Timer0 can be asynchronous.

1 second = counter



Example → slide (22)

$$f_{osc} = 800 \text{ kHz} \Rightarrow 5 \times 10^{-3} = \frac{4}{800 \times 10^3} * pres * \overbrace{(256 - N)}^X$$

$$pres * X = 1000$$

$$pres = 8 \Rightarrow X = 125 \Rightarrow N = 256 - 125 \Rightarrow N = 131$$

TMR0

option = 0000 0010  
          ↓  
          internal  
          clock

if we want to deal with interrupt in this example:

```
org 0x0000  
goto start  
org 0x0004  
goto ISR
```

```
start BSF INTCON, GIE  
      BSF INTCON, TOIF  
      MOVLW D'131'  
      MOVWF TMR0  
      BSF STATUS, RP0  
      MOVLW B'0000 0010'  
      MOVWF OPTION_REG  
      BCF STATUS, RP0
```

```
loop goto loop
```

```
ISR MOVLW D'131' } → without them timer start counting from zero  
   MOVWF TMR0 }  
   BCF INTCON, TOIF  
   retfie
```

(in this code interrupt) will happen every 5ms

$$1 \text{ second} = \text{counter} * 5 \text{ ms}$$

$$\text{counter} = \frac{1}{5 \text{ ms}} = \boxed{200}$$

→  
The New  
code



```

org 0x0000
goto start
org 0x0004
goto ISR

```

```

start BSF INTCON, GIE
      BSF INTCON, T0IE
      MOVLW D'200'
      MOVWF counter
      MOVLW D'131'
      MOVWF TMR0
      BSF STATUS, RP0
      MOVLW B'0000 0010'
      MOVWF OPTION-Reg
      BCF STATUS, RP0
loop  goto loop

```



```

ISR  DECFSZ counter, 1
     goto label
     goto done
label MOVLW D'131'
     MOVWF TMR0
     BCF INTCON, T0IF
     retfie
done  BSF PORTB, 2
     MOVLW D'200'
     MOVWF counter
     MOVLW D'131'
     MOVWF TMR0
     BCF INTCON, T0IF
     retfie

```

### \* Watchdog Timer:

WDT timer 8 bits



without prescale, it resets after 18ms.

```

code |
-----|
18ms | clrwDT
      | reset
-----|
36ms | clrwDT

```



⇒ maximum WDT after which it resets Then:

M.C is  $18\text{ms} * \text{max prescale}$

$$18\text{ms} * 128 = 2.3\text{seconds}$$

INDTE in configuration word = 1 ⇒ it is enabled.

### \* Sleep Mode:

↳ To save power to minimum.

WDT: Keeps counting in sleep mode because it has its own oscillator.

sleep code ⇒ will not be executed except after wakeup.

\* To enter sleep mode: put instruction:  
sleep

\* The M.C wakes up in the following cases:


- 1 - local interrupt is enabled and its corresponding flag became = 1 even if  $GIE = 0$
  - 2 - WDT overflows
  - 3 -  $\overline{MCLR} = 0$
- ↳ all interrupts may wake up the M.C except Timer0 interrupt  
⇒ because the OSC is off.

sleep inst. }  $WDTE = 1$  ⇒ max. sleep time = max WDT. delay = 2.3 seconds.

End of CH6




# CHAPTER(3): Parallel Ports.



memory mapped I/O

\* TRIS Reg: specify each of the pins it is input or output.  
 pin 0 → output.  
 pin 1 → input.

\* Example slide (7):



111 00 111

```
BSF STATUS, RP0
MOVLW B'11100111'
MOVWF TRISB
```

```
BCF STATUS, RP0
CLRF PORTB
MOVF PORTB, 0
```

it affects only the output pins

\* The inputs take their values from the external devices.

\* Example(1) slide (8):

```
bsf STATUS, RP0
MOVLW 0x00
MOVWF TRISB
BCF STATUS, RP0
MOVLW 0xAA
MOVWF PORTB
```

\* Example (2) slide (8):

```
→ b1
MOVLW 0x1F
MOVWF TRISA
→ b0
MOVF PORTA, 0
MOVWF 0x0D
```







Dr. Ramzi Se'efaan  
Summer 2016

POWER UNIT


*Embedded System*

By: Mohammad Abuhashia



\* The pins in the parallel are: half duplex (can send and receive but not in the same time).

\* Light Emitting Diodes (LEDs):



\* Diode can be connected in either:

1- Current source: to turn on the LED  $\Rightarrow$  we output 1

2- Current sink: to turn on the LED  $\Rightarrow$  we output 0

(see slide 21)

\* current source:

$$V_{OH} = V_D + R * I_D \Rightarrow R = \frac{V_{OH} - V_D}{I_D}$$

\* current sink:


$$V_S = V_D + V_{OL} + R * I_D \Rightarrow R = \frac{V_S - V_D - V_{OL}}{I_D}$$

(see slide 25)

\* current source:  $V_{OH} - V_D + R_{OH} * I_D + R * I_D \Rightarrow R = \frac{V_{OH} - V_D - R_{OH} * I_D}{I_D}$

and do the same for (current sink)

\* 7-segment Display:




7-segment display  $\Rightarrow$  7 LEDs

common cathode: all cathode are connected to ground, and turn on any seg we connect it to high (1)

common anode: all connected to  $V_{cc}$ , to turn on any seg we connect it to Low (0).




Ex Connect the 7 SD to the PIC and write code to display number 5 on the 7SD, assume the 7SD is in common anode.




```
BSF STATUS, RP0
CIRF TRISB → To make portB output ⇒ X0010010
BCF STATUS, RP0
MOVLW B'00010010'
MOVWF PORTB
```

\* Schmitt Trigger Input:




\* In schmitt trigger:

there are 2 threshold voltages  $V_{HL} < V_{LH}$









\* advantages of schmitt trigger:

- 1- cancel noise.
- 2- Fast switching.

\* if we have:



for schmitt:



\* open drain  
 ↳ آلترناتيف






\* The Oscillator:  
 → RC oscillator  
 → cristal oscillator



osc2|osc1

RC

HS } ⇒ cristal, each one has freq range.  
 LP }  
 XT }



\* The capacitors: need to stabilize and cancel noise



freq is dependant on R & C values. However, it is not very accurate.

slide (35):

- the type of osc is RC (since osc2 not connected)


End of Ch3



# CHAPTER(10): Serial Communication.


- we will study PIC 16F87XA

16F84A  $\leftrightarrow$  16F87XA  $\downarrow$   
we will use the one from the same family.




parallel is faster (less 8 times)

$\Rightarrow$  due to cross line interference and also it's not suitable for long distance.



## \* Challenges in serial:




1- identify the start of the bit.

2- " the start of the word.

$\Rightarrow$  \* To overcome these challenges:

1- **Synch**: there is a dedicated line sent for clock between sender & receiver in addition to the data line.




2- **Asynch**: the sender and receiver are operated by separable clocks, but same freq. (There is a protocol)




\* protocol: start bit(s), stop bit(s), data rate, encoding, parity or not, ...





\* The hacker can retrieve the data without any extra information.




\* The hacker requires extra information to understand the data (need to know the protocol).

\* Serial port is a shift register.

slide (7):  
in the figure:

if we can load the 4 D-FFs in parallel, they need 4 cycles to be sent.






\* In synchronous: if the clock is on, one of the nodes is called master and the other is slave.

\* Synch is faster than asynch, because in asynch additional bits are sent with each bytes.




in slide (9): **disadvantage**: The bandwidth needed of the clock is twice the data bandwidth.



always there is "clock skew"  $\Rightarrow$  To deal with this: we use start and stop bits for synchronization.

\* always: start and stop bit are inverse to each other.

data  $\approx$   $\frac{1}{3}$  samples  $\approx$  data  $\approx$   $\frac{1}{3}$  samples \* edge is and




$\Rightarrow$  we take the majority for the 3 samples.

in PIC the receiver has internal freq =  $16X$



stop bit start bit majority 0  $\Rightarrow$  start bit is 0



$\text{maj}(1\ 0\ 1) = 1$  (noise)

$\hookrightarrow$  it will back to the stop bit.

\* physical limitations (Not included)

slide(17) : overview of the PIC 16 series:

more peripherals  $\Rightarrow$  more pins  
 $\Rightarrow$  more SFRs

In data memory: Now we have 4 data memory banks.

$\Rightarrow$  we need: 2 bits to select the bank.

$\rightarrow$  direct: RPI & RPO (STATUS(6) & STATUS(5))  
 ex 1 0  $\Rightarrow$  bank 2  
 $\rightarrow$  indirect:

IRP & FSR (7)  
 (STATUS(7) & (FSR(7))

\* Ex. write code to copy data memory location 0x175 into W-Reg using ① Direct addressing & ② Indirect addressing.

PIC 16F87XA  $\Rightarrow$  This arch. needs 9 bits for the data.

175  $\Rightarrow$  1 0111 0101



\* direct: `bsf STATUS, RPI`  
`bcf STATUS, RP0`  
`movf 0x75, 0`

\* indirect: if it was `0x185` => `1 1000 0101`

`bsf STATUS, IRP`

~~`bcf FSR, 7`~~

`movlw 0x75`

`movwf FSR`

`movf INDF, 0`

better not  
to write  
it

~~`bsf STATUS, IRP`~~


~~`bsf FSR, 7`~~

`movlw 05`

overwrite `movwf FSR`

`movf INDF, 0`

`movlw 85`



~~call 1 1000 0101 0101~~ => call 055  
 Not the needed one.


=> To solve this:

The memory is divided into 4 pages => each page is of size 2K word To move between pages:

1- select page

2- goto the address in the page.

\* Now how we select the page:




PCLATH: it is the last 9 bits in PC



Ex. suppose, the PC=5 and you want to call subroutine at address 0x1955 ⇒ page?

```

bsf PCLATH, 4
bsf PCLATH, 3
call 0x155
    
```



1955 ⇒ 1001 0101 0101



slide (19): Asynchronous Transmitter:

PEIE: peripheral interrupt enable.

\*suppose you wrote a code on PIC 16F84A that deals with EEPROM write complete interrupt and you want to run the code on PIC 16F87XA.

I have to enable PEIE for the interrupt to work.

we know that PIC is half duplex but it work like full duplex (how?)



see slide (22)

- \* TSR is not accessible by SW.
- \* TXREG is accessible by SW.
- \* if TSR is empty:
  - TXREG value moves into TSR.

وإذا TXIF فممكن \*  
 TSR ← TXREG



$TXIF = \begin{cases} \rightarrow 1 & \text{(if TXREG is empty)} \\ \rightarrow 0 & \text{(if TXREG is full)} \end{cases}$

**TXIF**: is set/cleared by HW in PIR1.

**BCF PIR1, TXIF** X (set/cleared by HW not SW)

\* write code to clear TXIF?

MOVWF TXREG (putting any value in the TXREG will make TXIF=0.)


\* There is two enables for Tx:

- 1- TXEN = 1
- 2- SPEN = 1 for TX & RX

\* Two flags for Tx:

- 1- TXIF = 1 when TXREG moves to TSR and may cause interrupt if GIE = 1, PEIE = 1, TXIF = 1
- 2- TRMT when transmission is over.

\* you can send 8 bits words if  $TX9 = 0$  or  $\xrightarrow{\text{bit \#8}}$   
9 bits words if  $TX9 = 1$ , The 9th bit should be written by the programmer in TX9D bit.



\* we just care for TX9D incase:  $TX9 = 1$



slide(27): Asynchronous Receiver: \* Two enables:

1-SPEN.

2-CREN.

\* Two flags for RX:

1 -  $RCIF=1$  when stop bit of first byte is received and the byte moves to RCREG.

interrupt if:  $GIE=1, PEIE=1, RCIF=1$ .

\* RCREG: is 2 levels queue (opposite to stack)  
 $\Rightarrow$  first in - first out.

\* if the stop bit of the third byte was received before reading the previous 2 bytes

$OERR=1 \Rightarrow$  1) reception stops  
2) The third byte will be lost.

\* RCIF: is read only

$\rightarrow = 1$  if one byte or 2  
RCREG has

$\rightarrow = 0$  if RCREG is empty

2 -  $OERR$

\* To clear RCIF:  $BCF PIR1, RCIF$  (X)

$\Rightarrow$   $\left\{ \begin{array}{l} MOVF RCREG, 0 \\ MOVF RCREG, 0 \end{array} \right.$

\* FERR:  $\rightarrow = 1$  if stop bit received wrong  
stop bit should = 1 if the received stop bit = 0

$\Rightarrow FERR=1$



\* if OERR=1  $\Rightarrow$  reception is stopped  
OERR is read only;


\* To clear OERR  $\Rightarrow$  we clear CREN  $\Rightarrow$  OERR=0  
then re-enable CREN.

\* Reception 8 bits per word if Rx9=0  
or 9 bits per word if Rx9=1 and  
the 9<sup>th</sup> bit is in Rx9D

\* PIE1 has interrupt enables.

\* PIR1 has interrupt flags.

\* slide(32): The Baud Rate Generator: asynch




\* serial Tx:

- TXREG (data)
- TXSTA (control)
- PIR1 } if interrupt
- PIE1 }
- INTCON }
- TRISC(6) } output
- SPEN from RCSTA
- SPBRG


\* serial Rx:

- RCREG (data)
- RCSTA (control)
- PIR1 } if interrupt
- PIE1 }
- INTCON }
- TRISC(7) } input
- sync, BRGH } from TXSTD
- SPBRG





Ex slide (33):



no parity (8 bits)

$$\Rightarrow \text{TX9} = 0$$

$$\text{band rate} = 9.6 \text{ Kbps}$$

$$F_{osc} = 20 \text{ MHz}$$

$$\Rightarrow \text{band rate} = \frac{F_{osc}}{16 * (1 + \text{SPBRG})} = \frac{20 * 10^6}{16 * (1 + \text{SP})} = 9.6 * 10^3$$

using BRGH=1

$$\Rightarrow \boxed{\text{SPBRG} = 129.2} \text{ it is suitable since it is } < 256$$

\* we could use BRGH=0  $\Rightarrow$   $\boxed{\text{SPBRG} = 31}$

$$\text{TXSTA} = \overset{x}{0} \overset{x}{0} 010 \ 0100 \dots \Leftrightarrow \text{TXREG} = (40)$$

PEIE in INTCON  
GIE in INTCON  
TXIE in PIE1

$$\text{SPBRG} = 129$$

$$\text{TRISC}(6) = 0$$

$$\text{RCSTA}(7) = 1$$

see the code slide (34)

↳ if we want to use interrupt.

End of CH<sub>10</sub>



# CHAPTER (II): Data Acquisition & Manipulation.


\* **Analog**: the quantity takes unlimited number of values in specific range.

\* **Digital**: the quantity takes limited number of values in specific range.


\* The difference between:

- continuous in time: could change at any moment.

- discrete in time: could change at specific moment.



\*\* Analog more "accurate" than digital:  
because it take unlimited values.





ADC has 2 main steps:

① **sampling**: read the analog input.

- sampling rate: every how long we read a sample.

\* more sampling rate  $\Rightarrow$  more accurate.


$\Rightarrow$  To go into analog  $\Rightarrow$  we need infinite sampling rate.

\* disadvantage: more sampling  $\Rightarrow$  \* more size  $\rightarrow$  storage.  
\* Cost.  $\rightarrow$  bandwidth.

\* Minimum sampling rate that we could use:  $= 2 * f_{max}$

$f \leq 50\text{KHz}$  ADC  
100KHz sampling rate

② **Quantization**: round to the closest acceptable digital value.




\* more quantization levels


$\Rightarrow$  more accurate  
more storage  
more bandwidth.  
more cost  
slower.

slide (6): Conversion Characteristics:

\* voltage reference: The range of accessible input values.




\* if one  $V_{REF}$  given  $\Rightarrow$  assume the other one is the ground.





⇒ To do quantization: we typically draw graph called "quantization characteristics"



$$\text{step width} = \frac{8V - 0V}{2^3} = 1V$$

\*  $\text{error} = \text{real value} - \text{converted value} = \text{in} - \text{out}$

\*  $\text{step width} = 1 \text{ LSB}$

$$= \frac{V_{REF+} - V_{REF-}}{2^n} \rightarrow \# \text{ of bits}$$

\*  $\text{max quantization error} = 1$

\*  $\text{range error} = \frac{1}{2} V$

\* **LSB**: least significant bit voltage, the minimum change in input that will definitely change the digital output level.

⇒ **LSB**: measure of resolution.

↓ **LSB** ⇒ higher resolution  
 ⇒ less error

$$\text{max quantization error} = \frac{1}{2} \text{ LSB}$$



\* max acceptable error =  $\frac{1}{2}$  LSB =  $\frac{V_{REF+} - V_{REF-}}{2^{n+1}}$

Week 6



Dr. Ramzi Se'efaan  
Summer 2016

POWER UNIT


*Embedded System*

By: Mohammad Abuhashia



\* max acceptable error =  $\frac{1}{2} \text{LSB} = \frac{V_{\text{REF}^+} - V_{\text{REF}^-}}{2^{n+1}}$

## Week 6



max quantization error =  $\frac{1}{2} \text{LSB}$

$$= \frac{V_{\text{REF}^+} - V_{\text{REF}^-}}{2^{n+1}} = \frac{V_r}{2^{n+1}} \quad \text{where } n \text{ is \# of bits.}$$

slide (9):

if  $n = 3$  bits &  $V_r = 5 \text{V}$ .

⇒ max error =  $\frac{5}{2^4} = \frac{5}{16} = 312.5 \text{mV}$

⇒ as percent of range =  $\frac{312.5 \text{m}}{5} \times 100\% = 6.25\%$

\*\* larger  $n$  ⇒ (advantage) less error.

⇒ (disadvantage) speed is slower

↳ less conversion rate


↳ smaller frequencies can be converted.

\* There is a trade off between accuracy & speed




\* The type of ADC that found in embedded systems:  
 successive approximation. ADC


slide (12):



⇒ we amplify to increase the accuracy.



\* **Sample and Hold:** before take the sample the input is fixed, the sample is read, then release the input.



sampling while input is changing is not accurate

slide (14):

\* When the switch is closed: the capacitor starts charging.

⇒  $V_C$  tracks  $V_S$

$V_C = V_0 = V_S (1 - e^{-t/\tau})$ ,  $\tau = RC$



\* When open the switch:  $V_o$  is fixed (almost).

\*\* sample & hold: close the switch when  $V_o \approx V_{in}$ , open the switch  $\Rightarrow$  read sample, then repeat.

\* Suppose we wait until  $V_o = 0.9 V_{in} \Rightarrow$  Then how long we should wait before open the switch?

$$V_o = V_{in} (1 - e^{-t/\tau}) = 0.9 V_{in} \Rightarrow t = 2.3 RC$$

from max acceptable error:  $V_o = V_{in} - \frac{V_{in}}{2^{n+1}}$

$$\Rightarrow V_{in} (1 - \frac{1}{2^{n+1}}) = V_{in} (1 - e^{-t/\tau}) \Rightarrow t = -\ln \frac{1}{2^{n+1}} * \tau$$

\* if  $n = 8$  bits:

$$\Rightarrow t = -\ln \frac{1}{2^9} * \tau = 6.2 \tau$$

\* if  $n = 10$  bits:

$$\Rightarrow t = -\ln \frac{1}{2^{11}} * \tau = 7.62 \tau$$


larger  $n$   
 $\rightarrow$  larger sampling time.

$\hookrightarrow$  see slide (15)

slide (16):

\* Total conversion time = Acquisition time (sampling time) + Quantization time.

\* The PIC that we deal with: (see slide 19)




to connect analog input on  $RF\phi$   
 $\Rightarrow CHS2 - CHS\phi = 101$

\* Voltage references: can be internal ( $V_{DD}$  &  $V_{SS}$ ) and can be external ( $RA3$  &  $RA2$ )  $\Rightarrow$



\* PCFG3-PCFG0: specify each of the 8 pins whether it is analog or digital and whether the voltage references are internal or external.

\* slide (21):



if  $T_{AD} < 1.6 \mu s$   
 $\Rightarrow$  conversion is wrong;

\* The best value for  $T_{AD}$ : is 1.6  $\mu s$   
 $\Rightarrow$  select  $T_{AD}$  to be minimum but  $\geq 1.6 \mu s$ .

(e.g.): if  $F_{osc} = 1 \text{ MHz}$ , what value is the best value for  $T_{AD}$   
 $\Rightarrow T_{osc} = 1 \mu s \Rightarrow T_{AD} = 2 T_{osc} = 2 \mu s$ .

(e.g.): if  $F_{osc} = 10 \text{ MHz} \Rightarrow T_{osc} = 0.1 \mu s \Rightarrow T_{AD} = 16 T_{osc} = 1.6 \mu s$ .

(e.g.): if  $F_{osc} = 100 \text{ kHz} \Rightarrow T_{osc} = 10 \mu s$

$\Rightarrow T_{AD} = 2 \mu s$  by selecting internal RC

\* for 10-bit conversion  $\Rightarrow$  we need  $12 T_{AD}$

X-bits  $\Rightarrow$  needs  $X+2 T_{AD}$   
 $\rightarrow$  quantization time =  $(X+2) * T_{AD}$



by SW  $GO/DONE = 1 \Rightarrow$  start conversion.

$GO/DONE = 0$  by HW when conversion is over

\* suppose  $F_{osc} = 2M Hz \Rightarrow T_{osc} = 0.5 \mu s \Rightarrow T_{AD} = 4 T_{osc} = 2 \mu s$ .

slide (26):

take  $F_{osc}/4 \Rightarrow$  (1) (00)  
ADCON0 (7:6)  
ADCON1 (5)

\* Most of the time we use right justified.

$\Rightarrow$  if you are interested in 2 bits result  
 $\Rightarrow$  select left justified.


from table slide (27):

PCFG = 0010  $\Rightarrow$  5 analog inputs and internal voltage reference.

Ex. \* write all required settings to read <sup>only</sup> one single analog input and the voltage reference to be internal.

see table (slide 27):  
PCFG = 1110  
CHS2 - CHS0 = 000  $\nearrow$  see slide 19 (AN0)  
TRISA(0) = 1

since the single analog on AN0.





⇒ we can know when quantization ends

- ⇒ ① GO/DONE = 0
- ② ADIF = 1
- ③ from delay

⇒ To know end of sampling we have to write code for delay.

\*\* For conversion to be correct the sampling time should be calculated accurately.

slide (29) \*

$$\text{The sampling time} = \text{OP Amp setting time (2}\mu\text{s)} + \text{Temp coef. } ((T - 25) * 0.05\mu\text{s}) + -\ln \frac{1}{2^{n+1}} (R_s + R_{SS} + R_{IC}) * C_{\text{Hold}}$$

\* for each degree > 25 needs 0.05 μs \* ⇒ if  $T \leq 25$  \* Temp coef = 0 \*

\*  $R_{SS}$  depends on  $V_{DD}$

Example slide (31):  $R_{SS} = 7K\Omega$ ,  $R_{IC} = 1K\Omega$ ,  $R_s = \phi$ ,  $Temp = 35^\circ C$   
 $T_{AD} = 1.6\mu s$ ,  $t_{ac} = 2\mu s$ ,  $C_{\text{Hold}} = 120\text{ pf}$ .

$$T_{\text{aqn}} = 2\mu s + 7.6 * (7K + 1K + 0) * 120\text{ p} + (35 - 25) * 0.05\mu$$
$$= \boxed{9.8\mu s} \text{ write code to give this delay.}$$

⇒ 

- write settings
- wait 9.8 μs
- GO/DONE = 1


 ⇒ when GO/DONE = 0 or ADIF = 1 ⇒ read digital result.



quantization time =  $12 * T_{AD} = 12 * 1.6 \mu s$   
 $= 19.2 \mu s$

→ here we don't have to write code for delay since we can know about G/D & ADIF.

\* one sample only took =  $(9.8 + 19.2) \mu s = 29 \mu s$




\* one sample assume repetitive sampling takes =  $(29 + 3.2) \mu s$   
 $= 32.2 \mu s$

→ max sampling rate =  $\frac{1}{32.2 \mu s} = 31 \text{ KHz}$

\* (max input freq =  $\frac{1}{2}$  max sampling rate) = 15.5 KHz

if we want to use input signal:



if the accuracy is less important  
 ⇒ The first 6 bits to be converted correctly and the next 4 bits are not important.



⇒ The first 8 cycles ⇒  $T_{AD} = 1.6 \mu s$   
 and the next 4 cycles ⇒ choose minimum  $T_{AD}$

for ex. suppose  $F_{osc} = 10 MHz$

⇒  $T_{osc} = 0.1 \mu s$  ⇒  $T_{AD} = 1.6 \mu s = 16 T_{osc}$

⇒ quantization time:

first 8 cycles with  $T_{AD} = 1.6 \mu s$   
 next 4 " "  $T_{AD} = 2 T_{osc} = 0.2 \mu s$

⇒ quantization time =  $8 * 1.6 + 4 * 0.2 = 13.6 \mu s$

```

⇒ code: write settings
    set  $T_{AD} = 16 T_{osc}$  (included by settings)
    wait 0.8  $\mu s$  :
    GO/DONE = 1
    wait 12.8  $\mu s$ 
    set  $T_{AD} = 2 T_{osc} = 0.2 \mu s$ 
    wait = 0.8  $\mu s$ 
  
```

Example: slide (33):  $T_{AD} = 8 T_{osc}$

one analog input on RA0, voltage ref internal

$F_{osc} = 20 MHz$ ,  $V_{DD} = 5V$ , Temp =  $26^\circ C$ , result is right justified.

↳  $R_{ss} = 7k\Omega / R_s = \phi / R_{SC} = 1k\Omega / C_{Hold} = 120PF$

⇒ sampling time =  $2 \mu s + 7.6 * (7k + 1k) * 120p + 0$   
 =  $10 \mu s$  write code delay.


since one analog input

⇒  $CHS2 - CHS0 = 000$

setting  $ADCON0 = 01000001$

wait ⇒  $ADCON1 = 10001110$

$GO/D = 1$



End of CH11



## CH(II):

1

1) Why Analog is more accurate than digital?

Because it takes unlimited values.

2) What is the sampling rate?

every how long we read a sample.

3) What is the advantage & disadvantages of more sampling rate?

advantage: more accurate.

disadvantages: more cost/more size  $\rightarrow$  storage  
 $\rightarrow$  bandwidth

4) What is the advantage & disadvantages of more quantization levels?

advantage: more accurate.

disadvantages: more storage/more bandwidth  
/more cost/slower.

5) What is LSB?

measure of resolution (higher resolution  $\rightarrow$  less error)

6)  $\text{max error} = \frac{V_r}{2^{n+1}} \Rightarrow$  larger  $n$ :

advantage: less error.

disadvantages: slower/less conversion rate / smaller freq can be converted.

7) What is the type <sup>ADC</sup> used in ES?

Successive Approximation ADC.



8) In PIC 16F877A there is 8 possible analog inputs but ADC take just one how we solve this?

By using 8-to-1 multiplexer.

9) What happens in the element sample & hold? input is fixed → sample is read → release the input.

10) Mention a situation sampling not accurate in it? while input is changing.

11) Which determine that voltage ref. internal or external?

internal:  $V_{DD}$  &  $V_{SS}$ .

external:  $RA_3$  &  $RA_2$ .

12) What is the use of PCFG3-PCFG0?

① Determine which of the 8 pins Analog or Digital.

② Determine type of  $V_{ref}$  internal or external.

13) What is the best value of  $T_{AD}$ ?

$T_{AD} = 1.6 \mu s$  (or the minimum value such that  $T_{AD} \geq 1.6 \mu s$ )

14) How to set/clear the bit  $GO/\overline{DONE}$ ?

set by SW: BSF  $ADCON0, GO/\overline{DONE}$

clear by HW: when conversion is over.



15) When to use right justified or left justified? ③

- Most of the time we use right justified.
- if we interested in 8 bits result we use left justified.

16) What can tell us that sampling & quantization end?

end of sampling: from delay.

end of quantization: ①  $GO/DONE = 0$

②  $ADIF = 1$

③ from delay.

17) What is the needed time to wait to start new conversion?

the converter waits  $2 * T_{AD}$ .

18) When the first 6 bits to be converted correctly and the next 4 bits are not important? if the accuracy is less important?



# CHAPTER (8): Human Physical Interface.

## Switches → Keypads

\* The most simple way to connect a keypad, is to connect each PB with single pin ⇒ However, it consumes the pin of the  $\mu$ C.

slide(7): 4 rows } each row is connected to one pin.  
3 columns } " column " " " " "


\* To read which button is pressed  
⇒ There is two stages:

stage 1: read row pins.

- ① make row pins input.
- ② " column " output.
- ③ output 0 or the column pins.

stage 2: read column pins.

- ① make column pins input.
- ② " row " output.
- ③ output zero or row pins. → ctrl portB



- ⇒
- ① `MOVLW B'1111 0000'`
  - ② `MOVWF TRISB`
  - ③ `clrf PORTB`

To read it: `MOVF PORTB, 0`

if we push button (5):  $W = 1011 \rightarrow 0000$

$W = 0000 \rightarrow 1010$



slide(10) : Example:

\* #  $\Rightarrow$  all LEDs are ON

\* RBIF is not cleared on reset so we use in the code

```
BCF INTCON, RBIF
```

To clear RBIF: ① MOVF PORTB, 0  
② BCF INTCON, RBIF

if we push [5]: row index = (1011) 0000  $\rightarrow$  = 1  
 $W=1$   
 column index = 0000 (1010)  $\rightarrow$  = 1  
 { see the code slide 13 }

The first four inst. slide (14)

$$\text{Value} = 3 * \text{row Index} + \text{column Index}$$

$$= 3 * 1 + 1 = 4$$


max value =  $3 * 3 + 2 = 11$   
[track it]

if we push (\*): (1110) 0000 = row index  $\Rightarrow$  (3)  
 0000 (0110) = column index  $\Rightarrow$  (6)  
 $\Rightarrow W=0 \rightarrow 3 \rightarrow 9$

\* LED Displays:




also needs 8 pins (not enough) so we need away!! to connect them.



we reduce the need to 16 pins to 8 pins.



(common cathode)



```


MOVLW B'11011010'
MOVWF PORTB

```


This should output '5'

→ but the two 7-segments will display No. 5

To solve this connect two enables. ⇒ to the two 7-segments



⇒ Now to display No. 5 on the right 7-segment



```

loop
  bsf PORTA, 0
  bcf PORTA, 1
  MOVLW B'11011010'
  MOVWF PORTB


```

if we want to show No. 2 on the left 7-segment:

```

  bcf PORTA, 0
  bsf PORTA, 1
  MOVLW B'10110110'
  MOVWF PORTB

```



Now to display 25 on the two 7-segments add the following instructions:


⇒ In Conclusion, we need 10 pins for this process.

\*see slide (18) ⇒ for connecting 4- (7-segments)



# Sensors:

## \*\* Light dependent Resistors:

LDR  \*the resistance value is affected by light intensity.

- ⇒ more light: ⇒ e-H pairs are formed
- ⇒ Conductivity increases.
- ⇒ resistance decreases.

## \*\* Optical Object sensing:

optical sensor: composed of 3 parts:


- 1) IR LED
- 2) Photo transistor
- 3) Plastic housing: that passes only unseen light like IR.

\* optical sensor works in two modes: ① Cut. ② Reflex

\* sensors are connected to: Analog or Digital.

# Motors:

## \*\* DC Motors:



\* سرعة الدوران تتغير  
على قيمة التيار  
الاتجاه (الدوران)  
يعتمد على اتجاه التيار



servo motors : \* rotates in angles 0-180°

\* works on PWM concept

↳ "Pulse Width Modulation"


⇒ according to input pulse width:

the motor rotates in specific angle


⇒ To rotate in 40°: (see slide 36)

$$1.25 + 40 * \frac{1.5 - 1.25}{90}$$

\* To rotate the motor 90° ⇒ we sent a square wave signal with freq = 50Hz and pulse width




for a signal:



```
⇒ loop BCF PORTB, 1
      delay 18.5ms
      BSF PORTB, 1
      delay 1.5ms
      goto loop
```

## Week 7

\* Interfacing to Actuators!



BSF PORTB, 1 ⇒ the motor is expected to rotate.

→ to turn off: BCF PORTB, 1

⇒ However, motors require high voltage & current.

⇒ make the PIC as switch to the motor.




→ The PIC turn on/off the motor, and the motor is supplied by external voltage supply.

slide (38):

if the current goes into base  $\Rightarrow$  BJT is ON  
otherwise  $\Rightarrow$  BJT is open circuit.

a code to make the motor rotate:

```
BSF PORTB, 1
```



(slide 39)

\* if the load is inductive load:

→ there will be a stored power in the inductor so we used the diode to discharge the stored power very fast

This resistor for limit.

(slide 42)

if you close two switches in the same side  $\Rightarrow$  short circuit.

if we close the two upper switches:

$\Rightarrow$  No current pass in the motor.

$\Rightarrow$  (so we just close two switches diagonally)




(slide 43):

L293D: \* provides 2 full H bridges  $\Rightarrow$  2 motors rotate in 2 directions.

or \* provides 4 half bridges  $\Rightarrow$  4 motors in one direction.

16 pins:  
4 inputs (1A, 2A, 3A, 4A)  
4 outputs (1Y, 2Y, 3Y, 4Y)  
4 pins ground and heat dissipation.  
2 enable pins.  
2 voltage supplies.

\* Review:



E	i	o
0	x	open circuit
0	0	0
1	1	1

$V_{LS}$ :  $V_{Logic}$  High, when the input is high

$\Rightarrow$  it is represented as  $V_{LS}$

$V_{OS}$

\*  $V_{LS}$  should be less than  $V_{OS}$   
( $V_{LS} < V_{OS}$ )

$\Rightarrow$  if ( $V_{OS} < V_{LS}$ )  $\Rightarrow$  motors are off always.

$V_{OS}$ : work as drive.


if  $V_{OS} = 0 \Rightarrow$  the PIC is off.

PIC16F84A

L293D




(M)



$\Rightarrow$  Connect this circuit !?





if we asked to write the code!




```
BSF PORTB, 3
BCF PORTB, 1
BSF PORTB, 2
```

slide (46):

PIC



- the things that we care to it for an input
- digital or analog
  - voltage range
  - logic family



These numbers for example. (see slide 46)

slide (48): The red diode protect from high peak.  
The blue diode " " = low " "

suppose:  $V_D = 3V$ ,  $I_{Dmax} = 20mA$ ,  $R_{pnt} = 1K\Omega$

max input voltage =  $1K * 20mA + 5V = 25V$




\* any input voltage  $> 25.3$  will destroy the diode and that will destroy the PTC.

$\Rightarrow$  minimum voltage =  $-0.3 - 20m * 1K = -20.3V$

\* filtering: we use the RC to cancel the noise. also the schmitt trigger used for cancel the noise and to be more faster for the slow logic edges.

\* switch Debouncing:




external interrupt on rising edge at RB0:

```
BSF INTCN, GIE
BSF INTCN, INTE
BSF option-Reg, 6
```

This code if we execute it: could cause unpredictable behavior.

```
loop goto loop
ISR INCF counter, 1
BCF INTCN, INTE
retfie
```

switch bouncing:



$\Rightarrow$  we write delay 10μs

$\geq$  bouncing time.

\* Debouncing have 2 solution:

- 1- SW
- 2- HW


End of CH8



# CHAPTER (9): Taking Timing Further.

\* we will study in this chapter about three subjects: Timer 0, Timer 1, CCP.

\* PIC 16F87XA contains:




\* Timer 0:  $\rightarrow$  TMR0  
 $\rightarrow$  OPTION\_REG

$$\Rightarrow \text{delay} = \frac{4}{F_{osc}} * \text{pre} * (256 - \text{init.})$$

\* Timer 1:  $\rightarrow$  TMR1H } here a need for 2 reg  
 $\rightarrow$  TMR1L } since it is 16 bits  
 $\rightarrow$  TMR1CON } timer.


contains 3 registers.



GIE = 1, PEIE = 1, TMR1IE = 1

T1SYNC = 1  
 $\rightarrow$  T1SYNC = 0

- \* The clock can be synchronized or unsynchronized.
- \* The clock can be prescaled or unprescaled.
- \* The clock can be: ① Internal (TMR1CS = 0)
- ② External (TMR1CS = 1)





\* RC1:  $\Rightarrow$  TMR1 can keep counting in sleep mode.

$\Rightarrow$  \*\*\* can wake the M.C up from sleep mode. \*\*\*

\* T0 can't wake up M.C.

\* T1 can wake up M.C.

\* Delay for T1:

$$\text{delay} = \frac{4}{F_{osc}} * \text{prescale} * (2^{16} - \text{initialize})$$

$$\Rightarrow \text{max delay} = \frac{4}{F_{osc}} * 8 * 2^{16} = \underline{\underline{8}} * \text{max delay TMR0}$$

\* When dealing with TMR1:

No need for bank selection since all of TMR1H, TMR1L and TMR1CON in bank(0).

\* Timer 2: (8 bits)

\* only Internal clock ( $\frac{F_{osc}}{4}$ ).

\* prescaled by 1, 4, 16.

\* post scale.  $\Rightarrow$  postscale: when TMR2 = PR2  
 $\Rightarrow$  # of times equal the postscale  
 $\Rightarrow$  TMR2IF=1

\* for interrupt to happen:

GIE=1  
PEIE=1  
TMR2IE=1

\* Comparator: it compares TMR2 with PR2  
, when they are equal  $\Rightarrow$  1- reset TMR2



\* Delay of T2:

$$\text{delay} = \frac{4}{F_{osc}} * \text{prescale} * \text{postscale} * (PR2+1)$$

↓  
assuming No initial value.

\*\* if an initial value is used:

for ex.

$$\text{postscale} = 10$$

$$PR2 = 100$$

$$TMR2 = 50$$

$$\Rightarrow \text{delay} = \frac{4}{F_{osc}} * \text{pre} * (100+1-50) * 1$$
$$+ \frac{4}{F_{osc}} * \text{pre} * (100+1) * 9$$

↓  
postscale

$$* \text{max delay (T2)} = \frac{4}{F_{osc}} * 16 * 16 * 256$$

$$= \text{max delay (T0)}$$

\* When we deal with TMR2:

There is a need for bank selection.

slide(13): CCP:

- capture.
- Compare.
- PWM.

⇒ for all three:

- \* We need timer.
- \* Know that none of them has its own timer.

\* RC2: must be an input.

① Capture: when an event happens, read (capture) the time.

use timer1

- \* Events:
- 1] every negative edge on RC2.
  - 2] every positive edge on RC2.
  - 3] every 4<sup>th</sup> positive edge on RC2
  - 4] every 16<sup>th</sup> positive edge on RC2.



(2)

Compare: when time = value  $\Rightarrow$  do an event.

use timer 1

- \* 4 modes:
  - 1] set RC2, CCP1IF=1
  - 2] clear RC2, CCP1IF=1
  - 3] CCP1IF=1
  - 4] trigger a special event, CCP1IF=1

(3)

PWM: generate a square wave signal with specific  $t_{on}$  & T.


use timer 2

\* Every time timer 2 is incremented by 1  $\Rightarrow$  it is compared with two values:

(1) 10 bits value CCP1H  $\Rightarrow$  2 bits from CCP1CON when they are equal:  $\Rightarrow$  output = 0

- (2) When TMR2 = PR2
  - 1) set output.
  - 2) Resets TMR2.
  - 3) Latch the CCPR1L into CCPR1H

\* PR2: determine the cycle



\*\* To modify  $t_{on}$ :

I write CCPR1L, but it takes effect only after the current cycle:

\*\* if  $PR2 < CCP1H \Rightarrow$  There is No PWM output.



\* Always: postscale in PWM is disabled.

↓  
the first of the  
slide (21).

assume:  $t_{on} = 1\text{ms}$ , if: pulse width = 64

64  $\Rightarrow$  1000000

CCP1CON<5:4>

CCP1L

---

Slide (22  $\rightarrow$  26) Not included.

---

week 8

End of CH<sub>9</sub>

The end

GOOD

LUCK

