

* Embedded : not a general purpose computer

↳ Real time : There is a deadline after which actions are useless

↳ Hardware + mechanical parts

* To understand any embedded system :

1- inputs

2- outputs

3- user interaction

4- Link to other systems

} any user

5- Hardware : MC & other data sheets

6- Software → Have access to the code

↳ Take backup & enjoy

↳ not ask for code

↳ SW driven every component in the E.S
controlled by the SW

* Reliable : 99.9% good , 0.1% Bad

almost 100% correct results

↳ drivers input & environment variables & temp
& humidity & noise

* MC is a computer on chip
it has the same components of the computer

1- CPU : Processing, controlling, and executing the code

2- inputs / outputs : To deal with external world

3- Memory : storage


↳ Data memory → Data holds variable values

Volatile : Lost when the power is down, why?

→ Variable values have meaning during code execution

on power down, the prog is executed from beginning (RAM), [Fast writing & consumes less power]


→ Program memory → holds prog (instructions)
[Permanent] kept on power down (ROM)



Program counter (PC): holds the address of the instruction to be executed

- if $PC = 5$, the next instruction that the CPU will execute is at address 5

Reset vector is the default start value of the PC on power up or reset



PC is auto increment


Fetch is getting the instruction from program memory into instruction register (IR)

Pipelining: while the instruction is executed, the next instruction is fetched


The Von Neumann architecture (VNA)
Less complex

The Harvard architecture (HV)
→ Parallel: faster due to pipelining
→ variable bus sizes on each module

data \uparrow w.



[EX]




min data bus = 20 bits

min address bus = $\lceil \log_2 2000 \rceil = 11$ bits

Size = $20 \times 2000 = 40,000$ bits = $\frac{40000}{8}$ bytes

[EX]



	Data memory	Prog memory												
Harvard	<table border="1"> <tr> <td>Data bus</td> <td>address bus</td> </tr> <tr> <td>\uparrow 8 bits</td> <td>\uparrow $\lceil \log_2 258 \rceil$</td> </tr> <tr> <td>\uparrow 8 bits</td> <td>\uparrow 8 bits</td> </tr> </table>	Data bus	address bus	\uparrow 8 bits	\uparrow $\lceil \log_2 258 \rceil$	\uparrow 8 bits	\uparrow 8 bits	<table border="1"> <tr> <td>Data bus</td> <td>address bus</td> </tr> <tr> <td>\uparrow 20</td> <td>\uparrow $\lceil \log_2 2000 \rceil$</td> </tr> <tr> <td></td> <td>\uparrow 11 bits</td> </tr> </table>	Data bus	address bus	\uparrow 20	\uparrow $\lceil \log_2 2000 \rceil$		\uparrow 11 bits
Data bus	address bus													
\uparrow 8 bits	\uparrow $\lceil \log_2 258 \rceil$													
\uparrow 8 bits	\uparrow 8 bits													
Data bus	address bus													
\uparrow 20	\uparrow $\lceil \log_2 2000 \rceil$													
	\uparrow 11 bits													
VNA	<table border="1"> <tr> <td>Data bus max</td> <td>$\{8, 20\} = 20$ bits</td> </tr> <tr> <td>address bus max</td> <td>$\{8, 11\} = 11$ bits</td> </tr> </table>	Data bus max	$\{8, 20\} = 20$ bits	address bus max	$\{8, 11\} = 11$ bits									
Data bus max	$\{8, 20\} = 20$ bits													
address bus max	$\{8, 11\} = 11$ bits													

* Instruction set : Detailed descriptions for all instructions that you can use to write a prog.

* Syntax error: if the programmer did not follow the IS



IS is like a contract between the manufacturer & developer

↳ RISC : only few simple instructions
fixed size insts, longer programs, faster execution
Pipelining is more efficient because all insts have same fetch and execute time; long compilation time

↳ CISC : many instructions including complex ones
- variable size instruction

- should memorize more insts & format many addressing modes


Prog memory



- Reset: Restart prog execution (PC ← reset vector)
- interrupt: code that is invoked by the HW event (eg: keyboard)

- Within the same family, all MCs have the same core (CPU) and same I/S, But have different memory sizes and periphase

→ How do I know the family of a MC? Datasheets



Dual inline Packaging (DIP)

- size of MC

1 - # of Pins based on # of I/Os

2 - inter Pins Spacing

→ working

W-Reg (Accumulator): Holds the result of the last executed inst


32 bits computer: data memory word size 32 bits

all variables are of size = 32 bits

data bus of the data memory = 32 bits

Variables (0 - $2^{31} - 1$)

8 bits M.C → Base line
 ↳ mid range
 ↳ high speed



① → CMOS

② → Lower Power


* Stack: volatile memory
 automatically written and read
 you don't have access to it, holds return address

* Pipeline Failure: when the fetched inst is not the one that will be executed

→ Flush the fetched inst and fetch a new one

if stack size = x levels,
 you can do x nested calls

* Nested call: do call before
 return from previous call



OPCode	operands	inst
--------	----------	------

* interrupt vector & the address which is automatically loaded in the PC when interrupt happens

* Possibly there are multiple interrupts, the developer should write code to know the reason behind the interrupt

* multiple interrupt vectors, you can enforce priorities between them

508/509 \Rightarrow difference \Rightarrow memory size

* result of inst can be stored in W-Reg or in the data memory

* IF the inst uses 2 variables. (add, sub, and)

1) W-Reg

2) a. instruction itself (literal) eg: add value 5

b. From the data memory

↳ address \rightarrow instruction (Direct)

↳ Register called FSR (Indirect)

12 F 508
509

data memory



add values in 20 & 21 x
move one of them to w-Reg
add the second variable

add value 5 to value in address 21x
move 5 to w-Reg
add [21]


Flag reg
* Status reg: gives information about last executed inst

* watch dog timer: it resets M.C when ~~the~~ crash happens

* MCLR : when = 0 "Reset"

CH: 2

EEPROM: holds data permanently for data that isn't ~~the~~ changed freq.
eg: settings, phone numbers



VDD: Power supply

VSS: Ground

MCLR: External Reset

I/O

8 bits timer

OSC1

OSC2

} external OSC

حجم البتات = 14

size of address bus = 13 bits

size of literal bits = 8 bits

level of stack = 8, nested calls = 8

Reset vector = 0000

interrupt vector = 0004

word size in stack must equal address = (13)

* Configuration word: holds information about the Program configuration

↳ can be written or modified only at prog download time
→ To modify it you should re-download the Program


1) Fos11 Fos \emptyset : defines the OSC that can be connected to the PIC

2) watch dog timer enable WDT \overline{TE} : enables disable WDT

3) \overline{PWRTE} : $\emptyset \Rightarrow$ on Power up, the MC stage in reset mode for a while

4) code protector: cp = $\emptyset \Rightarrow$ Code is protected (no one can read it)

2/10/2018

* On Power up, I want to keep the M.C in reset mode for a while
→ External →  - HW
↳ internal

* On Power up, the capacitor starts charging, and when it gets charged after time related to $\tau = RC$, the input to $MCLR = 1 \Rightarrow$ exit from reset

- R_s to prevent high currents entering to the PIC
- Free wheeling diode to reset instantly (very fast)

The 16F84A on-chip Reset circuit

S	R	Q	\bar{Q}
0	0	Q	\bar{Q}
0	1	0	1
1	0	1	0
1	1	unstable	

q. Reset is connected to \bar{Q} and it is active low?



q. when does reset happens?
when $S=1$ and $R=0$

q. when does $S=1$ & $R=0$?

1- $\overline{MCLR} = 0$

2- WDT & not in sleep mode

3- on power up



* When does the PIC exit from reset mode after power is up?
 when $R=1$

* IP enable $PWRT=1$ (enabled)

We need 1024 cycles from the internal RC OSC (72ms)

- if $PWRT$ is disabled: the output = 1 immediately

* After the first counter finishes counting, the second counter starts counting, and after 1024 cycles of the external OSC \Rightarrow output = 1


* If both enables are enabled, how long the PIC stay in reset mode after power

Config Word

* How to enable $PWRT$? The configuration word has a bit


* How to enable OST? If you choose one of the OSC types: XT, HS, or LP, then it is enabled

if you choose ~~RC~~ OSC, then it is disabled



4/10/2018

chapter "4"



HLL (High level language) → compile → intermediate lang (assembly) → bin
OR

Assembly → assembler → bin } → more efficient [less lines & time]

*The PIC 16 series instruction set

- 35 instructions

- Result is stored either in W-Reg or (d=0)
in data memory (d=1)

- Types of instructions:

- 1- Byte oriented File register P (7bits), d (1bit) [op P, d]
- 2- Bit oriented File register R (7bits), b (3) [op P, b]
- 3- Literal K (8 bits) [op K]
- 4- Control: change path of execution K (11 bits) [op K]

instruction :

opcode	operand
--------	---------

ADD LW K

ADD WF R, d

SUB LW K

SUBWF R, d

INCF R, d

DECF R, d

COMF R, d

1- OP R, d

ADD LW 2 $[w] = [w] + 2$

2- OP R, d

3- OP K

ADD 20, 2 $[20] + [w]$

4- OP K

ADWF 21, 0 $[w] = [21] + [w]$

7/10/2018

Logical instructions:

AND WF K $A \cdot 0 = 0$ clear

AND LW P, d $A \cdot 1 = A$

I/O LW P, d $A + 0 = A$

I/O WF K $A + 1 = 1$ set

XOR LW P, d $A \oplus 0 = A$

XOR WF K $A \oplus 1 = \bar{A}$ complement

We use the logical instructions for bits masking

Bit masking: make some bits = 0, 1, or keep the others

[EX] Write one instruction to clear the least significant 4 bits of the W-Reg and keep the others AND LW F0

[EX] Write a code to complement even bits of address 20

XOR WF 20, 1

[EX] Write one instruction to complement the bits with odd position in W-Reg

XOR LW AA

[EX] Set most sig 4 bits of W-Reg IORLW F0


[EX] Complement address 22

com F 22, 1

The flags are affected regardless the destination bits

~~# The flags are~~

Literal



* To initialize any ^{data} memory location with a value

- 1) `movlw k`
- 2) `movwf P`

* To copy any data memory location to another

- 1) `movf 20, 0`
- 2) `movwf 21`

(رج دیکر کبیر) inst size `movlf P, k`

(assembly is case sensitive)

`mov 20, 1` if you want to check if `address[21] = 0`

`[20] ← [20]` `movf 21, 2`

Check 2 flag

`swapf P, d`

`swapf 21, 0`

~~SWAP F, d~~

~~SWAP F, 2, d~~

call k	Go to k	Return
① stack $\xleftarrow{\text{Push}}$ PC	Doesn't allow return because it doesn't push PC on the stack	PC $\xleftarrow{\text{Pop}}$ stack
② PC \leftarrow k	PC \leftarrow k	

* conditional branches Go to if condition
• In PIC skip if condition (conditional skip)

INCFSZ F, d increment address F and skip next inst if the result is zero regardless of d

DECFSZ F, d

~~BTFSS~~ BTFSS F, d Bit # b in address F = 1

BTFSC F, d skip the next inst

① Conditional skip:

INCF SZ	}	
DECFSZ		IP
BTFSS		IP, else
BTFSC		loops

* Write a code to multiply the value in address 22 by 4

```
BCF STATUS, C
RLF 22, 1
BCF STATUS, C
RLF 22, 1
And B' 11110110
IOR WF B'
IOR WF 0x01, 0
```

بنا
complement even bits

7 bits OP F, d
7 bits OP F, b 3 bits

6 bits OP code
4 bits OP code

Literal OP k \leftarrow 8 bits

Go to OP k \leftarrow 11 bits


Reg 14 bit total

$$\lceil \log_2 35 \rceil = 6$$

14/10/2018

* Label: Should be Placed at the beginning of the line
Case Sensitive

Once it is defined, it can be used as operand
and its value equal the address of first inst comes
after it



the value starts with letter (A-F), it
should be preceded by either 0x or h

Assembler Directives: Gives the assembler some information
at compilation time, and then they are discarded

#include : it opens a file and you can use anything inside it

#include PIC16F84A.INC : you can use all regs and
Flags by their names

BSF STATUS, RP0

ORG 5 : it tells the assembler that inst1 after being compiled,
inst1 it must be stored at address 5
inst2

ORG 0000 inst3

start
ORG 0004
ISR

3) EQU: it defines a const

STATUS EQU 03

RPO EQU 5

BSF STATUS, RPO

Clock 20


Var1 = Var1 EQU 20

Var2 = Var2 EQU 21


Var2 = Var3 EQU 22

endk

end: it tells the assembler not to compile anything beyond this point



Sample Program 2 (swap)



16/10/2018

* Conditional skip

BTF SS P, b

BTF SC P, b

INC FSZ P, d

DEC FSZ P, d

• Example:

if

add 5 to address 22

else

add 9 to address 22

movlw 5

Go to ADD5 SUBWF [22], 0 [22] - 5

Go to ADD4 BTFSC STATUS, C [22] > 5 ⇒ C = 1

Add 5 movlw 5 Go to ADD5

addwf 22, 1 movlw 9

Go to next ADDWF 22, 1

~~add 9~~ movlw 9 Go to NEXT

addwf 22, 1 ADD5 movlw 5

Next ADDWF 22, 1

NEXT

* Exercise For Home: if [21] = 0

add 2 to [22]

if [22] > 5

add 5 to [22]

else

add 7 to [22]

• For (i = 15; i > 0; i--)
Sub 3 From address [21]

```
Counter EQU 25  
MOVLW D'15'  
MOVWF Counter
```

```
Label: MOVLW 3  
SUBWF 21, 1
```

```
DECF S2 Counter, 1  
GOTO Label
```

• For (i = 0; i < 15; i++)

```
Counter EQU 25
```

```
MOVLW 0  
MOVWF Counter
```

```
MOVLW 3
```

```
SUBWF 21, 1
```

```
INCF Counter, 1
```

```
MOVLW D'15'
```

```
SUBWF Counter, 0
```

```
BTFSS STATUS, 2
```

```
GOTO Label
```

• Exercise: For (i = 7; i < 18; i++)

Slides: Conditional branching, Example 1:

[0x11] + [0x22]

if = 0

33



else

44

MOVWF 11, 0

ADDWF 22, 0

BTFSS [5] STATUS, C

GoTo Label 1

GoTo Label 2

Label 1 MOVWF 33

GoTo NEXT

Label 2 MOVWF 44

NEXT