

Digital Logic

Notebook

Dr. Lyad Ja'afar

* Analog to Digital Conversion Process (A/D):

Analog (continuous) $\xrightarrow{1. \text{Sampling}}$ Digital (discrete).
(taking finite number of points).

* 2. Truncation:- (عدد الـ Digits في الذاكرة)

0.00~~8~~ \rightarrow 0.00

0.01~~8~~ \rightarrow 0.01

0.01~~4~~ \rightarrow 0.01

Quantization:- I can't move continuously but I move in quantum levels.

Encoding

	multi-valued	Binary-valued
- 0.9	0	000
- 0.6	1	001
- 0.3	2	010
0.0	4	011
0.3	4	100
0.6	5	101
0.9	6	110

* needs 1 wire.

* needs 3 wires.

* we can't correct the error because we have too many choices

* we can correct the error because we have 2 choices only (0, 1).

* Binary valued systems has a higher immunity to noise.


* Digital doesn't mean Binary, Digital may be:-

- Binary valued
- Multi-valued

1) CPU:

→ In CPU (0,1) are represented by Voltage.

ex: 0 → 0 - 1.8 volts
1 → 2.5 - 5 volts



↳ we can't guarantee what the value will be (0,1)

2) RAM (DRAM):

→ 0,1 are represented by the charge stored in capacitors.

3) Hard Disk :-

→ by magnetic surface. (counter clockwise)
 ex:- when it's magnetised CCW → 0
 = ~ CW → 1

4) CD-ROM:-

→ by reflection of light (burned surface).


* Numbering Systems:-

→ Decimal:

- radix = base = 10
 - Allowed numbers = {0, 1, ..., 9}
- ex: $710 = 0 \times 10^0 + 1 \times 10^1 + 7 \times 10^2$ → Position

* positional +ve radix.

in general for any positional +ve radix numbering system with base (r)



2. Allowed numbers to be used $[0, r-1]$
3. The decimal values of any number is given by:

$$\text{Value} = \sum_{i=0}^{n-1} A_i r^i + \sum_{j=-m}^{-1} A_j r^j$$

ex: $(213)_4 = (39)_{10}$
base

$$2 \times 4^2 + 1 \times 4^1 + 3 \times 4^0 = 39$$

→ Binary:

- $r = 2$
- Allowed numbers = $\{0, 1\}$

ex:- $(1011.10)_2 = ? (11.5)_{10}$
3 2 1 0 -1 -2

$$= 1 \times 2^3 + 1 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} = 11.5$$

- Binary digit \equiv bit.

→ Octal:

- $r = 8 \equiv 2^3$
- $\{0, 1, \dots, 7\} = [0, 7]$

ex:- $(31)_8 = (25)_{10}$

$$3 \times 8^1 + 1 \times 8^0 = 25$$

→ Hexadecimal:-

- $r = 16$
- $[0, 15]$

A	→	10
B	→	11
C	→	12
D	→	13
E	→	14
F	→	15

ex:- $(1453)_{16} = (?)_{10}$

$$= 3 \times 1 + 5 \times 16 + 4 \times 16^2 + 1 \times 16^3$$

* $(F3)_{16} = (243)_{10}$

$$15 \times 16 + 3 = 243$$

* $(D.3)_{16} = (13 \frac{3}{16})_{10}$

$$13 \times 1 + 3 \times 16^{-1} = 13 \frac{3}{16}$$

Decimal

Binary

Octal

Hex

0

0000

0

0

1

0001

1

1

2

0010

2

2

3

0011

3

3

4

0100

4

4

5

0101

5

5

6

0110

6

6

7

0111

7

7

8

1000

10

8

9

1001

11

9

10

1010

12

A

11

1011

13

B

12

1100

14

C

13

1101

15

D

14

1110

16

E

15

1111

17

F

16

10000

20

10

* Conversion between numbering systems:-

1) conversion from base (r) into decimal.

$$* \text{Value} = \sum_{i=0}^{n-1} A_i r^i + \sum_{j=-m}^{-1} A_j r^j$$

2) conversion from base (10) to base (r).

→ for integer part

* use repeated integer division on successive quotients with base (r) & save the remainders until the quotient is zero.

* read the remainders from bottom to top.

ex: $(153)_{10} = (231)_8$

	الباقي Quotient	الباقي Remainder
$153 \div 8 =$	19	1
$19 \div 8 =$	2	3
$2 \div 8 =$	0	2

↑ LSD
↑ MSP

$$(73)_{10} = (1001001)_2$$

$73 \div 2 =$	36	1
$36 \div 2 =$	18	0
$18 \div 2 =$	9	0
$9 \div 2 =$	4	1
$4 \div 2 =$	2	0
$2 \div 2 =$	1	0
$1 \div 2 =$	0	1

→ for the fractioned part:-

* use repeated multiplication with base (r) on the fractional part, save the integer part, stop when the fraction is zero.

* Read the answer (integer part) from top to bottom

ex:- $(0.375)_{10} = (0.011)_2$

$0.375 * 2 = 0.75$

$0.75 * 2 = 1.5$

$0.5 * 2 = 1.00$ stop

$(0.011)_2$

$(41.6875)_{10} = (101001.1011)_2$

$41 \div 2 = 20 \quad 1$

$20 \div 2 = 10 \quad 0$

$10 \div 2 = 5 \quad 0$

$5 \div 2 = 2 \quad 1$

$2 \div 2 = 1 \quad 0$

$1 \div 2 = 0 \quad 1$

$0.6875 * 2 = 1.375$

$0.375 * 2 = 0.75$

$0.75 * 2 = 1.5$

$0.5 * 2 = 1.00$

ex:- $(0.515)_{10} = (0.407)_8$ (3 digits)

$0.515 * 8 = 4.104$

$0.104 * 8 = 0.832$

$0.832 * 8 = 6.656$

$0.656 * 8 = 5.248$

→ 0.4065

ex:- $(245)_{10} = (F5)_{16}$

$$245 \div 16 = 15 \quad \boxed{5}$$

$$15 \div 16 = 0 \quad \boxed{15}$$

* Conversion between Octal & Binary:-

$$(3 \times 4)_{10} = (12)_{10}$$

$$(3 \times 4)_8 = (14)_8$$

$$(5 + 6)_{10} = (11)_{10}$$

$$(5 + 6)_8 = (13)_{\neq 8}$$

#1* Octal \rightleftharpoons Decimal \rightleftharpoons Binary

$$(71)_8 \rightarrow (?)_2$$

$$\equiv (71)_8 \rightarrow (57)_{10} \rightarrow (111001)_2$$

#2* from binary to octal $\rightarrow 8 = 2^3$

3:1

bit grouping in 3

ex: $(\underline{011} \underline{000} \underline{011} . \underline{001} \underline{100})_2$

$$(303.14)_8$$

* from Octal to binary

ex:- $(7563.1102)_8 \rightarrow (?)_2$

$$\left(\frac{111}{7} \frac{101}{5} \frac{110}{6} \frac{011}{3} . \frac{001}{1} \frac{001}{1} \frac{000}{0} \frac{010}{2} \right)_2$$

* from Hex to binary $16 = 2^4$ (4:1)
 bit hex

ex: $(F13.67)_{16} \rightarrow (?)_2$

$$\left(\frac{1111}{15} \frac{0001}{1} \frac{0011}{3} . \frac{0110}{6} \frac{0111}{7} \right)_2$$

ex: $(0011011100011101110)_2 = (?)_{16}$

$(371.DC)_{16}$

$(0011011100011101110)_2 = (?)_8$


$(1561.67)_8$

$(D041.32)_{16} \rightarrow (?)_2$

$= (\overline{1101} \overline{0000} \overline{0100} \overline{0001} . \overline{0011} \overline{0010})_2$
D 0 4 1 3 2

$= (150101.144)_8$

* Binary Codes:-



- if we have (M) items, number of bits that are required to encode the items uniquely

$n = \lceil \log_2 MT \rceil$ \rightarrow ceil = أكبر عدد صحيح أكبر من أو يساوي القيمة

ex: $n = \lceil \log_2 67 \rceil = 7 \text{ bits}$

- if we have n bits, then the maximum number of items that can be encoded is:-

$M \leq 2^n$

#1: Binary coded Decimal (BCD) :- :- :-

* numeric.

$$\rightarrow (23)_{10} = (10111)_2$$

$$\rightarrow (23)_{10} = \underbrace{(0010)}_2 \underbrace{(0011)}_3 \text{ BCD}$$

$$\rightarrow \underbrace{(1000)}_2 \underbrace{(0111)}_3 \text{ BCD} = (87)_{10}$$

$$\rightarrow (10000111)_2 = (135)_{10}$$

#2: ASCII

* non-numeric

* 7 bits for encoding.

* $2^7 = 128$ characters (items).

↳ letters (A-Z), (a-z)

↳ numbers (0-9)

↳ special characters → Printable (space, enter, ...)
↳ non-printable (space, enter, ...)

* 2 (ASCII) + 3 (ASCII) \neq 5 (ASCII).

#3: UNICODE :-

* 16 bits

* non-numeric.

* $2^{16} = 64 * 1024$

ex:- '0' → $(30)_{16} = 0110000$

4: Gray code :-

* non-numeric.

* there's only (1-bit) change difference between adjacent codes.

ex:-

	binary	gray Scale.
orange	00	00
apple	01	01
melon	10	11
strawberry	11	10

5: Parity Code:-

* non-numeric

* extra bit(s) that's added to the original data to aid error detection.

* even / odd Parity.

ex:-	(1100) ₂	even (1bit)	odd (1bit).
	1100	01100	11100
	1000	11000	01000

* يتم إضافة (0,1) في bit الإضافية حسب بقية عدد ال (1s) أو even أو odd.

* عند تصحيح البيانات المستخدم ، إذا كان عدد ال (1s) even ونوع البيانات odd ، سيكتشف وجود خطأ لأنه لا يوجد عدد زوجي مكانه.

ex:- $(365)_r = (194)_{10}$

$$3r^2 + 6r + 5 = 194$$

$$3r^2 + 6r - 189 = 0$$

$$(r-7)(r+9) = 0$$

$\therefore r = 7$ و هو الجواب

Chapter #2: combined logic circuit.

- Logic circuits are the circuits that manipulate binary info.
- circuit \rightarrow transistors, interconnects, resistors.
- Basic circuit \rightarrow logic gates.
- each logic gate implement a basic logic operation.

* Binary logic:

\rightarrow deals with binary variables that may take 2 values only (0,1) / (low, high) / (on, off) / (true, false).

x, y, z .. binary variables

\rightarrow Binary Operators:

1. AND

* symbol : \cdot (dot)

$$x \cdot y \equiv x \text{ AND } y$$

$$x \cdot y \equiv xy \quad (x, y \text{ are different variables})$$

* Possible combinations


$$0 \cdot 0 = 0$$

$$0 \cdot 1 = 0$$

$$1 \cdot 0 = 0$$

$$1 \cdot 1 = 1$$

* AND Gate



* truth table

x	y	z
0	0	0
0	1	0
1	0	0
1	1	1


2. OR

* Symbol = '+'

$$z = x + y$$

0 + 0	=	0
1 + 0	=	1
0 + 1	=	1
1 + 1	=	1

* OR Gate



3. NOT

* Symbol : (or ' or -)

$$z = \bar{x} \text{ or } x' \text{ or } \underline{\underline{~}}x$$

$$\bar{0} = 1$$

$$\bar{1} = 0$$

* NOT Gate



(1 input, 1 output).

*** (Boolean/Logic) (expressions/functions)**

* expressions that's formed by binary variables, constants (0,1), binary operators & panthesis.


ex:- $f(w, x, y) = x \cdot y + w \cdot \bar{y}$

→ truth table

	w	x	y	F
8 Possible Combinations	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1
8 Possible	1	0	0	1
	1	0	1	0
	1	1	0	1
	1	1	1	1

→ logic diagram :- (ways to express logic functions).


ex:- $f(x, y, w) = x \cdot y + w \cdot \bar{y}$



ex:- consider $f(w, x, y) = \bar{w}\bar{x} + w$ &

$G(w, x, y) = w + \bar{x}$

a) draw the logic diagram for the 2 functions




b) derive the truth table (t.t) for F & G

x	w	y	G	F
0	0	0	1	1
0	0	1	1	0
0	1	0	1	0
0	1	1	1	1
1	0	0	0	1
1	0	1	0	1
1	1	0	1	0
1	1	1	1	0


* Note:- for the same function there's only 1 truth table, but it might has more than one logic diagram

→ timing diagram:-



* it's unique for the same function

exercise:- derive the boolean expression for F & G from the following logic diagram



* Boolean Algebra :-

* to simplify boolean functions

* smaller / simpler expressions directly affect logic circuits.

→ Boolean identities:-

1. existence of 0 or 1.

$$x + 0 = x \quad | \quad x \cdot 0 = 0$$

$$x + 1 = 1 \quad | \quad x \cdot 1 = x$$

2. idempotence.

$$x + x = x \quad | \quad x \cdot x = x$$

3. involution

$$\overline{\overline{x}} = x$$

4. commutative law

$$x + y = y + x$$

$$x \cdot y = y \cdot x$$

5. Associative law

$$x + (y + z) = (x + y) + z$$

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$

6. Distribution law

$$x \cdot (y + z) = x \cdot y + x \cdot z$$


$$x + yz = (x + y) \cdot (x + z)$$

7. Existence of its complement.

$$x + \overline{x} = 1 \quad | \quad x \cdot \overline{x} = 0$$

8. Demorgan Thm

$$\overline{x+y} = \bar{x} \cdot \bar{y} \quad // \quad \overline{x \cdot y} = \bar{x} + \bar{y}$$



* Boolean Theorems :-

[1] Simplification Thm.

$$x + x \cdot y = x + y$$

Proof $\rightarrow (x + \bar{x}) \cdot (x + y)$
 $= 1 \cdot (x + y) = x + y$ *

[2] Absorption Thm.

$$x + x \cdot y = x$$

Proof $\rightarrow = x(1 + y) = x(1) = x$ *

[3] Minimization Thm:

$$x \cdot y + \bar{x} \cdot y = y$$

Proof $\rightarrow = y(x + \bar{x}) = y(1) = y$ *

[4] Consensus thm:

$$x \cdot y + \bar{x} \cdot z + y \cdot z = x \cdot y + \bar{x} \cdot z$$

Proof \rightarrow قبل فكرتك اكمال المرحله (زونا على كل واحد من المرحله الاولى)

$$x \cdot y + \bar{x} \cdot z + y \cdot z \cdot 1$$

$$x \cdot y + \bar{x} \cdot z + y \cdot z \cdot (x + \bar{x})$$

$$x \cdot y + \bar{x} \cdot z + y \cdot z \cdot x + y \cdot z \cdot \bar{x}$$

$$x \cdot y (1 + z) + \bar{x} \cdot z (1 + y) = x \cdot y + \bar{x} \cdot z$$

ex: show that

$$F = \bar{x}\bar{y} + x\bar{y} + \bar{x}y + xy = 1$$

there's 2 ways

*1:

x	y	F
0	0	1
0	1	1
1	0	1
1	1	1

#

*2:

$$\begin{aligned} & \bar{x}(\bar{y} + y) + x(\bar{y} + y) \\ &= \bar{x} \cdot 1 + x \cdot 1 \\ &= \bar{x} + x = 1 \quad \# \end{aligned}$$

ex: show that $ABC + \bar{A}\bar{C} + A\bar{C} = AB + \bar{C}$

$$\begin{aligned} &= ABC + \bar{C}(\bar{A} + A) \\ &= \bar{C} + AB \cdot C \\ &= (AB + \bar{C})(C + \bar{C}) \\ &= AB + \bar{C} \quad \# \end{aligned}$$

* Precedance of operators.

parenthesis	()
NOT	~
AND	.
OR	+

↓

→ Complement of boolean function:

ex: $F(A, B, C) = AB + \bar{C}$, find \bar{F} ?

$$\begin{aligned} \bar{F} &= \overline{AB + \bar{C}} = \overline{AB} \cdot C \\ &= (\bar{A} + \bar{B}) \cdot C = \bar{A}C + \bar{B}C \end{aligned}$$

ex:- if $f(w, x) = \bar{w}x + wx$ و \bar{f} ?

$$f = x(\bar{w} + w) = x$$

$$\therefore \bar{f} = \bar{x} \quad \ast$$

ex:- if $f(A, B, C, D) = AB(A + \bar{C}) + \bar{B}(\bar{A}D + C)$ و \bar{f} ?

$$\bar{f} = \overline{AB(A + \bar{C}) + \bar{B}(\bar{A}D + C)}$$

$$= \overline{AB(A + \bar{C})} \cdot \overline{\bar{B}(\bar{A}D + C)}$$


$$= (\overline{AB} + \overline{A + \bar{C}}) \cdot (\overline{B} + \overline{\bar{A}D + C})$$

$$= (\bar{A} + \bar{B} + \bar{A}C) \cdot (B + \overline{\bar{A}D} \cdot \bar{C})$$

$$= ((\bar{A} + \bar{B}) + \bar{A}C) \cdot (B + (A + \bar{D}) \cdot \bar{C})$$

** Dual of a boolean function :-*

* replace $+$ 

* replace 0 

ex:-


$f = wx + \bar{y}z \cdot 0 + \bar{w}z$, dual of f is:-

$$(w+x) \cdot (\bar{y}+z+1) \cdot (\bar{w}+z)$$

Standard forms:-

→ we want to express boolean functions in a way such that:-

1. it corresponds to the truth table.
2. it simplifies comparison.
3. it facilitates simplification.



SOM: Sum of minterms

* given a truth table, we use the (1)s of the function to write an OR expression for the ANDed input values that evaluate the function to 1.

ex:-	x	y	F
	0	0	0
m_1	1	0	1
	2	1	0
m_3	3	1	1

$m_1 \equiv \bar{x} \cdot y$

$m_3 \equiv x \cdot y$

$$f(x,y) = m_1 + m_3 = \overbrace{\bar{x}y + xy}^{SOM}$$

$$\equiv \sum_m (1,3)$$

↓
↓
 minterm

* **minterm**: the (product of/AND) term that contains all the function variables such that each variable appears once either complemented or not.

مصطلح المينترم هو AND لجميع المتغيرات إما مكتملة أو غير مكتملة
 1.1=1 / 0.0=0, 1.0=0

ex:-	x	y	z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

$m_1 = \bar{x}\bar{y}z$

$m_2 = \bar{x}y\bar{z}$

$m_4 = x\bar{y}\bar{z}$

$m_7 = xyz$

$$F = m_1 + m_2 + m_4 + m_7 = \sum_m (1, 2, 4, 7)$$

$$= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xyz$$

ex:- $F(A, B, C) = \sum_m (3, 4, 6)$


a) $F = m_3 + m_4 + m_6$
 (011) (100) (110)

$$= \bar{A}BC + A\bar{B}\bar{C} + AB\bar{C}$$

b) T.T?

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

c) draw logic diagram for f



ex	w	x	y	z	F
0	0	0	0	0	0
1	0	0	0	1	1 m_1
2	0	0	1	0	0
3	0	0	1	1	1 m_3
4	0	1	0	0	1 m_4
5	0	1	0	1	1 m_5
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	1 m_8
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	1 m_{11}
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	1 m_{15}

a) find SOM

$$F = \bar{w}\bar{x}\bar{y}z + \bar{w}\bar{x}y\bar{z} + \bar{w}x\bar{y}\bar{z} + \bar{w}x\bar{y}z + w\bar{x}\bar{y}\bar{z} + w\bar{x}y\bar{z} + wx\bar{y}\bar{z} + wx\bar{y}z$$

$$= \sum_m (1, 3, 4, 5, 8, 11, 15)$$

b) SOM for $\bar{F}(w, x, y, z)$

$$\bar{F} = \sum_m (0, 2, 6, 7, 9, 10, 12, 13, 14)$$

$$= \bar{w}\bar{x}\bar{y}\bar{z} + w\bar{x}\bar{y}z + \bar{w}x\bar{y}\bar{z} + \bar{w}x\bar{y}z + w\bar{x}\bar{y}z + w\bar{x}y\bar{z} + w\bar{x}\bar{y}\bar{z} + w\bar{x}\bar{y}z + wx\bar{y}\bar{z} + wx\bar{y}z + wx\bar{y}\bar{z}$$

* Converting to SOM from Boolean expressions:-

* $f(x, y, z) = xy + \bar{y}z \Rightarrow (SOP) \neq \underline{SOM}$
Sum of Product OR AND minterm

$f(x, y, z) = xyz + \bar{x}\bar{y}z \Rightarrow \underline{SOM}$

↳ ① derive the truth table, then find SOM.

↳ ② convert the expression to SOP, then check the product terms for any missing variable (v), for each missing variable AND the term with $(\bar{v}+v)$.

ex:- $F(A, B, C) = (A+C)B + \bar{B}C$

$= AB(C+\bar{C}) + BC(\bar{A}+A) + \bar{B}C(\bar{A}+A)$

$= \underline{ABC} + ABC\bar{C} + \bar{A}BC + \underline{A}BC + \bar{A}\bar{B}C + A\bar{B}C$

$= \overset{111}{ABC} + \overset{110}{ABC} + \overset{011}{\bar{A}BC} + \overset{001}{\bar{A}\bar{B}C} + \overset{101}{A\bar{B}C}$

$= \sum_m(1, 3, 5, 6, 7)$

$F(A, B, C) = \sum_m(0, 2, 4)$

n (variable)

↳ max unsigned value = $2^n - 1$

↳ # of Combinations = 2^n

→ POM: Product of Maxterm:-

*given the T.T we use (0)s to write an AND expression for the ORed input values such that each OR term evaluates to zero.

ex:-

	X	Y	F
0	0	0	0
1	0	1	1
2	1	0	0
3	1	1	1

$x+y = m_0$

$\bar{x}+y = m_2$

$$f = \prod_M(0, 2) = \underbrace{(x+y)}_{\text{max term}} \cdot \underbrace{(\bar{x}+y)}_{\text{max term}} = M_0 \cdot M_2$$

POM

* max term:-

an (OR/sum) expression that contains all function variables such that each variable appears once either complemented or not.

ex:

	X	Y	Z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1

$M_0 \rightarrow x+y+z$

$M_3 \rightarrow x+\bar{y}+\bar{z}$

$M_5 \rightarrow \bar{x}+y+\bar{z}$

$M_6 \rightarrow \bar{x}+\bar{y}+z$

$$F = M_0 \cdot M_3 \cdot M_5 \cdot M_6 = \prod_M(0, 3, 5, 6)$$

$$= (x+y+z)(x+\bar{y}+\bar{z})(\bar{x}+y+\bar{z})(\bar{x}+\bar{y}+z)$$

ex:- given that:

$$F(w, x, y, z) = \sum_m (1, 2, 4, 9, 12, 13, 15)$$

$$\textcircled{1} f = \prod_M (0, 3, 5, 6, 7, 8, 10, 11, 14)$$

$$\textcircled{2} \bar{f} = \sum_m (0, 3, 5, 6, 7, 8, 10, 11, 14)$$

$$\textcircled{3} \bar{f} = \prod_M (1, 2, 4, 9, 12, 13, 15)$$

* Converting to POM from logic expression.

↳ ① t.t

↳ ② using boolean Algebra compute the POS, then check the sum terms for missing variables, for each missing variable (v) → OR the term with (v.v̄)

ex:- $f(w, x, y) = wx + \bar{x}y$ → find POM?

$$= (wx + \bar{x}) \cdot (\bar{w}x + y)$$

$$= (w + \bar{x}) \cdot (\cancel{x} + \bar{x}) \cdot (w + y)(x + y)$$

$$= (\underbrace{w + \bar{x} + y\bar{y}}) \cdot (\underbrace{w + x\bar{x} + y}) (\underbrace{\bar{w}\bar{w} + x + y})$$

$$= \underline{(w + \bar{x} + y)} \underline{(w + \bar{x} + \bar{y})} \underline{(w + x + y)} \underline{(w + \bar{x} + y)} \underline{(w + x + y)} \underline{(\bar{w} + x + y)}$$


$$= (w + \bar{x} + y) \cdot (w + \bar{x} + \bar{y}) \cdot (w + x + y) \cdot (\bar{w} + x + y)$$

0010	011	000	100
2	3	0	4

$$= \prod_M (0, 2, 3, 4) = M_0 \cdot M_2 \cdot M_3 \cdot M_4$$

ex:- $f(x, y, z) = (x + y + z)(\bar{x} + y + z)(\bar{x} + \bar{y} + \bar{z})$

draw logic diagram for f.



$F = \prod_M (2, 4, 7)$

* Relationship between minterms & max terms :-

$m_0 = \bar{x} \bar{y} \bar{z}$

$M_0 = x + y + z$

$\therefore m_0 \Rightarrow \bar{M}_0 \rightarrow \begin{cases} m_j = \bar{M}_j \\ \bar{m}_j = M_j \end{cases}$

* Ch 2 - Part 2

two level circuit optimization.

(systematic approach).

* for any boolean function, truth table is unique. However, algebraic isn't, this directly affect the cost!

* we need to write the function in its simplest form, using:-

1. Boolean Algebra (not-systematic)
2. k-maps
3. tabulation } Systematic

** Cost Criteria

1. literal cost (l): number of letters in the expression, it reflects no. of inputs to the first level of gates.

2. Gate input cost (G): it's the literal cost plus number of terms in the expression excluding single variable terms.

→ Optionally we can add the number of inverters (NOT Gates). In this case it's called (GM)

$$\text{ex:- } F(A, B, C, D) = ABC + \bar{A}C + B\bar{D} + C$$

$$l = 8$$

$$G = l + \text{number of terms} = 8 + 3 = 11$$

$$GM = G + \text{No. of invertors} = 11 + 2 = 13$$

$$\text{ex:- } F(A, B, C) = ABC + \bar{A}\bar{B}\bar{C}$$

$$l = 6$$

$$G = 6 + 2 = 8$$

$$GM = 8 + 3 = 11$$

$$F(A, B, C) = (A + \bar{C})(\bar{B} + C)(A + B)$$

$$l = 6$$

$$G = 9$$

$$GM = 12$$

* **Karnaugh Maps (K-maps)**. \equiv (Graphical representation of T.T)

* it's a diagram that's made up of squares each square is a minterm, max term or a row from T.T

* for an n-variable function, there are 2^n squares.

* we can draw k-map for any n-variable function.

* **2-variable K-map**

	\bar{y}	y
\bar{x} [0]	m_0	m_1
x [1]	m_2	m_3

MSB \rightarrow y
LSD \leftarrow \bar{x}

ex:- $f(x,y) = \sum_m (0,1)$, Draw k-map

	\bar{y}	y
\bar{x} [0]	1	1
x [1]	0	0

* they share an edge

* $m_0 + m_1 = \bar{x}$

$\bar{y}, y \Rightarrow$ \bar{x} is 1

\bar{x} is 1

$F = \sum_m (0,1) = m_0 + m_1 = \bar{x}\bar{y} + \bar{x}y$

$= \bar{x}(\bar{y} + y) = \bar{x}$

$F(A, B) = \sum (0, 3) = m_0 + m_3 = \bar{A}\bar{B} + AB$

#2

	B	0	1
A	0	1	0
A	1	0	1

⇒ المجموع

* 3-variable K-map:-

* $2^3 = 8$ (rows/squares)

		\bar{y}		y	
	yz	00	01	11	10
\bar{x}	0	m_0	m_1	m_3	m_2
x	1	m_4	m_5	m_7	m_6

$\underbrace{\quad\quad\quad}_{\bar{z}}$
 $\underbrace{\quad\quad\quad}_z$
 $\underbrace{\quad\quad\quad}_{\bar{z}}$

* بلنا سه التود 3 و 4 حة لكونه الفرقه سه كل فرجهه متجاوره
وتفردها فقط

ex:- $F(A, B, C) = \sum_m (0, 1, 6, 7)$

		\bar{B}		B	
	BC	00	01	11	10
\bar{A}	0	1	1		
A	1			1	1

$\underbrace{\quad\quad\quad}_C$

$m_0 + m_1 = \bar{A}\bar{B}$
 $m_6 + m_7 = AB$

$\therefore F = \bar{A}\bar{B} + AB$

* 4-variable k-map:-

* $2^4 = 16$ (rows / squares).

		\bar{y}		y		
		00	01	11	10	
\bar{w}	\bar{x}	m_0	m_1	m_3	m_2] \bar{x}
	x	m_4	m_5	m_7	m_6	
w	\bar{x}	m_{12}	m_{13}	m_{15}	m_{14}] \bar{x}
	x	m_8	m_9	m_{11}	m_{10}	
		\bar{z}		z		

ex:- $F(A, B, C, D) = \sum_m (0, 2, 4, 6, 9, 10, 14, 15)$

		\bar{C}		C		
		00	01	11	10	
\bar{A}	\bar{B}	1			1] \bar{B}
	B	1			1	
A	\bar{B}			1	1] \bar{B}
	B		1		1	
		\bar{D}		D		

Map Manipulation :-

* In order to find the expression for the function from the map, we need to cover all the ones or all the zeros
to get minterms to get max terms


* Prime Implicant (PI): the largest product term (rectangle) that can be defined in a certain region of (1)s in the map. The size of this rectangle must be powers of 2.

* Essential prime implicant (EPI): it's a prime implicant that has one or more (1)s that are covered only by this PI.

⇒ Steps:-

1. Draw & fill the map.
2. identify all (EPI)s & include them in the expression.
3. for the remaining (1)s use the minimum number of (PI)s with minimum overlap.


ex:- $F(A, B, C, D) = \sum_m (0, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$



- $PI_1 \rightarrow A$ essential
- $PI_2 \rightarrow \bar{B} \cdot \bar{D}$ ~
- $PI_3 \rightarrow \bar{B} \cdot C$ ~

$\therefore F = A + \bar{B}\bar{D} + \bar{B}C$

ex:- $F(w, x, y, z) = \sum_m (0, 2, 3, 4, 7, 12, 13, 14, 15)$



essential

PI ₁	→	$\bar{w} \bar{y} \bar{z}$	X
PI ₂	→	$x \bar{y} \bar{z}$	X
PI ₃	→	$w \cdot x$	✓
PI ₄	→	$\bar{w} y z$	X
PI ₅	→	$x y z$	X
PI ₆	→	$\bar{w} \bar{x} y$	X
PI ₇	→	$\bar{w} \bar{x} \bar{z}$	X

$F(w, x, y, z) = wx + \bar{w} \bar{y} \bar{z} + \bar{w} y z +$

$\begin{cases} \bar{w} \bar{x} \bar{z} \cdot x \\ \text{or} \\ \bar{w} \bar{x} y \end{cases}$


↳ less number of invertors.

$F = wx + \bar{w} \bar{y} \bar{z} + \bar{w} y z + \bar{w} \bar{x} y$

ex:- $F(A, B, C, D) = \prod_M(1, 3, 8, 10, 12, 14)$

simplify using K-maps

$F = \sum_m(0, 2, 4, 5, 6, 7, 9, 11, 13, 15)$




$F = AD + \bar{A}\bar{D} + \bar{A}B + BD$ → we choose the less invertors (NOT gates).

$\therefore F = AD + \bar{A}\bar{D} + BD$

ex:- $F(A, B, C) = A\bar{B}\bar{C} + AC + \bar{A}C$

simplify using K-maps.




$\therefore F = \bar{A}\bar{B}\bar{C} + C$

* Product of sum (POS) optimization

1. find \bar{f} & fill the map.
2. Optimize to \bar{f} as SOP by grouping zeros of \bar{f} .
3. take the complement of \bar{f} to find f as POS.

ex:- $F(A, B, C, D) = \sum_m (0, 2, 3, 4, 5, 6, 7, 8, 9, 13)$ essential

a) define f as SOP?!




$\bar{A}C$	✓
$\bar{A}B$	x
$B\bar{C}D$	x
$\bar{A}\bar{D}$	x
$A\bar{B}\bar{C}$	x
$A\bar{C}D$	x
$\bar{B}\bar{C}\bar{D}$	x

$$F = \bar{A}C + \bar{A}B + A\bar{C}D + \bar{B}\bar{C}\bar{D}$$

b) define f as POS?!

$$\bar{F} = \sum_m (1, 10, 11, 12, 14, 15)$$



AC	✓
$AB\bar{D}$	✓
$\bar{A}\bar{B}CD$	✓

$$\bar{F} = AC + AB\bar{D} + \bar{A}\bar{B}CD$$

$$F = \bar{\bar{F}} = (\bar{A} + \bar{C})(\bar{A} + \bar{B} + D) \cdot (A + B + C + \bar{D})$$

* Don't care conditions:-

* for some functions it's not unusual to have entries in the TIT such that :-

1. The input values for some minterms will never occur.

2. The output of the function for some inputs isn't used

→ in such case the output need not to be defined. Instead, we use "Don't cares" (x).

→ using (x) may reduce the cost.


ex:- A circuit with inputs A, B, C, & D which represents a BCD numbers outputs 1 if the input > 4. → BCDE [0-9]

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	1	0	0	0
0	1	0	1	1
1	0	0	1	1
1	0	1	0	x
1	0	1	1	x


→ without x : (x=0)

$$F = A\bar{B}\bar{C} + \bar{A}BD + \bar{A}BC$$

G=12



with $x = 1$ whenever needed




* we need to cover all the (1)s not all the (x)s.

$$F = BC + BD + A$$

$$G = 7$$

ex:- $F(A, B, C, D) = \sum_m (3, 9, 11, 12, 13, 14, 15) + \sum_d (1, 4, 6)$

① F as SOP




short hand notation for (don't cares)

	css.
AD	x
$\bar{B}D$	✓
$B\bar{D}$	x
AB	x

$$F = \bar{B}D + AB$$


② find F as POS



$$\bar{F} = \bar{A}B + \bar{B}D$$

$$F = \bar{\bar{F}} = (A + \bar{B})(B + D)$$

ex: if $f(x,y,z) = \prod_M (0, 1, 5) + \sum_d (4, 6)$
 then simplify f as SOP.



→ assume $x=1$ when needed.

$f(x,y,z) = y$

* Other types of gates:-


* we already saw AND, OR & NOT gates.

* logic gates can be: Permitive or Complex

includes more than one permitive operation

A. Permitive Gates:-



1. Buffer:



* T.T


X	F
0	0
1	1

- It can be used to amplify voltage levels.
- It can be used for protection & isolation.



(*isolation between circuits/systems)

2. NAND (NOT-AND)



$$Z = \overline{x \cdot y}$$

* T.T


x	y	z
0	0	1
0	1	1
1	0	1
1	1	0

* NAND is a universal gate. OR, AND, NOT...


• NOT




• AND



• OR



3. NOR (NOT-OR)




*T.T

x	y	z
0	0	1
0	1	0
1	0	0
1	1	0

$$z = \overline{x+y}$$

*NOR gate is ^{also} a universal gate.

- NOT




$$\overline{x+x} = \bar{x}$$

- OR



$$\overline{\overline{x+y}} = x+y$$


- AND



ROCO

ROCO

4. Tri-state Buffer.




* T.T

enable	X	F
0	0	Z
0	1	Z
1	0	0
1	1	1

Buffer is disabled ← (for enable = 0)
 Buffer is enabled ← (for enable = 1)

* Tri-state (0, 1, Z)


- * when (enable = 0), buffer is disabled and acts as an open circuit (high impedance).
- * when (enable = 1), buffer is enabled and acts as short circuit.
- * Tri-state buffer allows sharing of wires (links).



→ in this case one of them only will be connected at any moment of time.


ex:- implement the AND gate using tri-state & invertors.

X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1



B. Complex gates:-

1. XOR (Exclusive -OR)



*T.T

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

$$Z = X \oplus Y \equiv \bar{X}Y + X\bar{Y}$$

$$F = \bar{X}Y + X\bar{Y}$$

*Properties:-

- $X \oplus 0 = X$


- $X \oplus 1 = \bar{X}$

- $X \oplus X = 0$

- $X \oplus \bar{X} = 1$

- $X \oplus Y = Y \oplus X$ (commutative)

- $X \oplus (Y \oplus Z) = (X \oplus Y) \oplus Z$ (Associative)



$$X \oplus Y \oplus Z = (\bar{X \oplus Y}) \cdot Z + (X \oplus Y) \bar{Z}$$

$$= (\bar{\bar{X}Y + X\bar{Y}})Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z}$$


$$= (X + \bar{Y})(\bar{X} + Y)Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z}$$

$$= (X\bar{X} + X\bar{Y} + \bar{X}Y + Y\bar{Y})Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z}$$

$$= XYZ + \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z}$$


$$111 \quad 001 \quad 010 \quad 100$$

*number of 1s is odd




* XOR is an odd function.

$w \oplus x \oplus y \oplus z :$



* XOR is an odd parity generator

2. XNOR (Exclusive-NOT-OR)





* T.T

x	y	z
0	0	1
0	1	0
1	0	0
1	1	1


$z = x \odot y \equiv \bar{x}\bar{y} + xy$

* Properties:-

- $x \odot 0 = \bar{x}$
- $x \odot 1 = x$
- $x \odot x = 1$
- $x \odot \bar{x} = 0$
- $x \odot y = y \odot x$
- $x \odot (y \odot z) \neq (x \odot y) \odot z$ (not associative).




* XNOR is an even parity generator.



* Combinational logic design :-

* The circuits whose output at any instant of time depends on the current input only

* They may have (m) inputs, (n) outputs, and n logic functions :-



* Design Steps :-

1. Specification : it specifies what the circuit does

2. Formulation: derive the T.T for an initial boolean expression.

3. Optimization : apply 2-level optimization to obtain the function expression.

4. technology mapping : draw the logic diagram using AOI (AND, OR, Inverter), NAND, NOR.



5. Verification : verify the design manually or by simulators.

ex:- design a circuit that has 3 inputs (x, y, z) & it outputs 1 if the number of (1)s in the input is greater than the number of (0)s (majority function).

① Specification

Formulation

X	y	z	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Verification.

ex:- Design a circuit that converts from BCD to excess-3-code

① #inputs = 4 (BCD digits (0-9))

*outputs = 4 (BCD+3 = 3-12)

② A B C D | w x y z

0 0 0 0 | 0 0 1 1

0 0 0 1 | 0 1 0 0

0 0 1 0 | 0 1 0 1

0 0 1 1 | 0 1 1 0

0 1 0 0 | 0 1 1 1

0 1 0 1 | 1 0 0 0

0 1 1 0 | 1 0 0 1

0 1 1 1 | 1 0 1 0

1 0 0 0 | 1 0 1 1

1 0 0 1 | X X X X

1 0 1 0 | X X X X

1 0 1 1 | X X X X


1 1 0 0 | X X X X

1 1 0 1 | X X X X


1 1 1 0 | X X X X

1 1 1 1 | X X X X


⇒ 10-15 aren't BCD digits but they could be BCD numbers (don't care)




$$W = A + BC + BD$$





$$X = \bar{B}D + \bar{B}C + B\bar{C}\bar{D}$$



$$y = \bar{C}\bar{D} + CD$$



$$z = \bar{D}$$



ex:- design a circuit that compares two 2-bit binary numbers a & b and outputs 2 signals


① O_1, O_0 such that $O_1, O_0 = \begin{cases} 00, & \text{if } a=b \text{ \& both are even} \\ 01, & \text{if } a < b \\ 10, & \text{if } a > b \\ 00, & \text{if } a=b \text{ \& both are odd} \end{cases}$

②


A		B		O_1	O_0
A_1	A_0	B_1	B_0		
0	0	0	0	0	0
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	0	1	1	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	0	0
1	0	1	1	0	1
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	1	1

ROCO

ROCO





$$O_1 = A_1 \bar{B}_1 + A_0 \bar{B}_1 + A_1 A_0$$





$$O_2 = B_1 \bar{A}_1 + B_0 \bar{A}_1 + B_1 B_0$$

* Note:-




* Tri-state buffer representation:-

ex:- $F = \bar{w}x + w\bar{y} + xy$



w	x	y	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
<hr/>			
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

ex: $F = \bar{A}BC + A\bar{B}C$




A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
<hr/>			
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0

* Technology mapping :-

* we want to map the AOI diagram to NAND or NOR representation only.


#1: mapping to NAND:

1. Replace each AOI with its equivalent NAND representation.




2. Repeat the following until there is one inverter per wire ..

i) Push invertors through circuit Fan-out points.






ii) Cancel inverter pairs.




Gate Mapping
does it cancel each other

#2: mapping to NOR

1. Replace AOI gates with their NOR equivalent.
2. Repeat until there's one inverter per wire.
 - i) push invertors through circuit fan-out points.
 - ii) cancel inverter pairs.





* CH 3 - Part II

* combinational functional blocks:-

* They are circuits that implement useful & common operations.

* come in SSI, MSI, LSI, VLSI forms.

Small Scale Integrated circuit

→ يزيد عدد الترانزستورين

→ Examples:

- Decoders.
- Encoders.
- Multi Plexers.
- Demulti plexers.

1) Decoders:-

→ its a combinational logic circuit that converts n-bit input to m-bit output, such that $n \leq m \leq 2^n$

→ decoder functions are usually called n-to-m line decoder.




↳ Redumentary functions:-

i) basic functions of 1 variable.


- $F = x$ transfer
- $F = \bar{x}$ inverting
- $v = 0$
- $v = 1$] value fixing

**** Enabling functions/circuits :**

- * They permit the value of the input signal to pass to the output.
- * Enabling can be done using tri-state buffers, or value-fixing the value to (0) or (1)



*** 1-to-2 line decoder:-**




A	D ₁	D ₀
0	0	1
1	1	0

- * when D has a subscript value equal to the decimal value of A, then its output value will be = 1
- * at any moment of time only one output will be 1.

$$D_0 = \bar{A}$$


$$D_1 = A$$

from T.T



Logic diagram for 1-to-2 decoder

* 2-to-4 decoder:



A_0	A_1	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

$$D_0 = \bar{A}_0 \bar{A}_1$$

$$D_1 = \bar{A}_0 A_1$$

$$D_2 = A_0 \bar{A}_1$$


$$D_3 = A_0 A_1$$

لا يوجد افتتاح للافتتاح

لأنه لدينا ٤ مخرجات فقط

في كل حالة لا يوجد


أي افتتاح واحد



*** Building larger decoders:**

- 1) Decoder expansion. (on slides).
- 2) Using small decoders with enable.

* building 1-to-2 decoders with enable:



* when $E=0$, decoder is disabled ($D_1=D_0=0$)
 * when $E=1$, decoder is enabled; $D_0=\bar{A}$
 $D_1=A$


ex:- Build a 2-to-4 decoder using 1-to-2 decoders, invertors by default: with enable

① T.T
 most significant digit MSD

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

\equiv T.T for a 1-to-2 decoder

1st 1-to-2 decoder 2nd 1-to-2 decoder



enabled ^{only} when $A_1=0$

enabled _{only} when $A_1=1$

ex: Build 3-to-8 decoder using two 2-to-4 decoders & invertors.

T.T for a 2-to-4 decoder


أقل عدد من الإضافات = 2 decoders

A_2	A_1	A_0	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

enabled when $A_2=0$

enabled when $A_2=1$

1st decoder | 2nd decoder




* Note:- decoders are used in logic design to control circuits by enabling one of them only at any moment.

* using decoders reduces the number of wires and the cost.

ex:- Build 4-to-16 decoder using 2-to-4 decoders & invertors.


	A_3	A_2	A_1	A_0	D_{15}	D_{14}	D_{13}	D_{12}	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
$E_0=1 \leftarrow$	0	0	0	0													0	0	0	1
	0	0	0	1													0	0	1	0
	0	0	1	0													0	1	0	0
	0	0	1	1													1	0	0	0
$E_1=1 \leftarrow$	0	1	0	0							0	0	0	1						
	0	1	0	1							0	0	1	0						
	0	1	1	0							0	1	0	0						
	0	1	1	1							1	0	0	0						
$E_2=1 \leftarrow$	1	0	0	0						0	0	0	1							
	1	0	0	1						0	0	1	0							
	1	0	1	0						0	1	0	0							
	1	0	1	1						1	0	0	0							
$E_3=1 \leftarrow$	1	1	0	0	0	0	0	0	1											
	1	1	0	1	0	0	1	0												
	1	1	1	0	0	1	0	0												
	1	1	1	1	1	0	0	0												



* Implementing combinational logic using decoders:-


* we can implement any function of (n)-variables using a n-to-m line decoder and k-input OR gate, where (k) is the number of (1)s in the function.

ex:- $F(w, x, y, z) = \sum_m (0, 4, 8, 11, 12, 14, 15)$
 No. of (1)s = 7




it's called a (minterms generator)

ex:- $F(x, y, z) = x\bar{z} + y\bar{x}$




$\therefore F = \sum_m (2, 3, 4, 6)$

No. of (1)s = 4



ex: Build $F(A, B, C) = \sum_m (1, 3, 5, 7)$ using 3-to-8 decoder, AND gates, & invertors.

POS $F(A, B, C) = \prod_M (0, 2, 4, 6) = M_0 \cdot M_2 \cdot M_4 \cdot M_6$
 $* \bar{m} = M$




* since the decoder is a (minterm generator), we complement min terms in order to get Max-terms.


2) Encoders:-

- * it's just the opposite of the decoders.
- * it converts m-bit binary input code into n-bit binary output code; such that:
 $n \leq m \leq 2^n$
- * it converts the input value that has exactly single 1 into a binary code that corresponds to the position of the 1.

ex:- 2-to-1 encoder (assuming that input value has only single 1)




D_1	D_0	A
0	0	X ← invalid combinations
0	1	0
1	0	1
1	1	X




2-to-1 encoder

4-to-2 encoder




D_3	D_2	D_1	D_0	A_1	A_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

#1: Using k-maps



$$A_1 = \bar{D}_3 D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$



$$A_0 = \bar{D}_3 \bar{D}_2 D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$$

near optimal

#2: from T.T

نلاحظ من الجدول أن الفرق بين المinterms الـ 1 هو أن 1 هو أكثر bits
 ∴ لا فائدة من استخدام (k-maps).

$$\left. \begin{aligned} A_1 &= D_2 + D_3 \\ A_0 &= D_1 + D_3 \end{aligned} \right\} \text{Optimal}$$

من الجدول بما شرد:

* Priority Encoder:-

- what if the input has more than one (1)?!



→ Assign the output to a value that corresponds to the 1 in the lowest/highest position.


- what if the input has no (1)s?!
- define an output to indicate whether the input is valid or not.

ex:- 4-to-2 high priority encoder.


1.

	D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
	0	0	0	0	X	X	1
	0	0	0	1	0	0	0
001X	0	0	1	0	0	1	0
	0	0	1	1	0	1	0
01XX	0	1	0	0	1	0	0
	0	1	0	1	1	0	0
	0	1	1	0	1	0	0
	0	1	1	1	1	0	0
	1	0	0	0	1	1	0
	1	0	0	1	1	1	0
	1	0	1	0	1	1	0
1xxx	1	0	1	1	1	1	0
	1	1	0	0	1	1	0
	1	1	0	1	1	1	0
	1	1	1	0	1	1	0
	1	1	1	1	1	1	0

D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
0	0	0	0	X	X	1
0	0	0	1	0	0	0
0	0	1	X	0	1	0
0	1	X	X	1	0	0
1	X	X	X	1	1	0



$A_1 = D_3 + D_2$



$A_0 = D_3 + \overline{D_2} D_1$

$V = \overline{D_3} \overline{D_2} \overline{D_1} \overline{D_0}$

HW
 *ex:- Write a TIT for a 5-to-3 high priority encoder in compact form.

A_4	A_3	A_2	A_1	A_0	D_2	D_1	D_0	Error
0	0	0	0	0	X	X	X	1
0	0	0	0	1	0	0	0	0
0	0	0	1	X	0	0	1	0
0	0	1	X	X	0	1	0	0
0	1	X	X	X	0	1	1	0
1	X	X	X	X	1	0	0	0




$D_2 = A_4$

$D_1 = \bar{A}_4 A_3 + \bar{A}_4 A_2$

$D_0 = \bar{A}_4 \bar{A}_2 \bar{A}_1 + \bar{A}_4 A_3$


لا بأس بـ \bar{A}_2 لأن A_2 تكون 1
 لأن $A_4 = 0$

* 5-variable k-map




* examples of Prime Implicant (PI)'s in a 5-variables k-map.


for the previous ex :-



$D_2 = A_4$




$D_1 = \bar{A}_4 A_3 + \bar{A}_4 A_2$



$D_0 = \bar{A}_4 A_3 + \bar{A}_4 \bar{A}_2 A_1$


3) Multiplexers (selectors):-



* Muxes Allow sharing one resource & reduce the cost by reducing number of wires.

* it's a circuit that can select 1 out of (2^n) inputs. to pass to the output using (n) select inputs.

→ 2-to-1 Mux:




* T.T

S	I_1, I_0	out
0	0 0	0
0	0 1	1
0	1 0	0
0	1 1	1
1	0 0	0
1	0 1	0
1	1 0	1
1	1 1	1

Brackets on the right side of the table group the first four rows under I_0 and the last four rows under I_1 .

S	out
0	I_0
1	I_1


* k-map



$Out = SI_1 + \bar{S}I_0$

* 2-to-1 Mux:

- 1-to-2 decoder
- 2 (2-inputs AND)
- 1 (2-inputs OR)




→ 1-to-2 decoder

* To build 2^n -to-1 Mux, we need:-

- n -to- 2^n decoder.
- 2^n (2-inputs AND).
- 1 (2^n -inputs OR)

ex: 4-to-1 Mux:- ($n=2$)


- 2-to-4 decoder
- 4 (2-input AND)
- 1 (4-input OR)




H.w

8-to-1 Mux; $n=3$

- 3-to-8 decoder
- 8 (2-input AND)
- 1 (8-input OR)




* Mux with expansion:-




*** Building large muxes from smaller ones:**

ex:- build 4-to-1 mux using 3(2-to-1) muxes.




S_1 (MSD)	S_0 (LSD)	out
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

ex:- 6-to-1 mux using 2(4-to-1) Muxes & 1 (2-to-1) Mux.



S_2	S_1	S_0	out
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	X
1	1	1	X

ex:- 8-to-1 Mux using 1(4-to-1) Mux & the necessary number of 2-to-1 Muxes



S_2	S_1	S_0	out
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7

* Implementing logic functions using Muxes:


** Mux \equiv selective OR gate.

↳ Method # 1:-

1. for a function of n -variables, we need 2^n -to-1 Mux.
2. connect the input variables to the select lines.
3. Value-fix the Mux inputs to (0) or (1) depending on the input of select lines and function minterms.

ex: $F(x, y, z) = \sum_m (0, 5, 7)$

$n=3$ / 8-to-1 Mux



↳ Method # 2:-


- for any function of n -variables, we can implement it using $(2^{(n-1)} - \text{to} - 1)$ Mux & an inverter (if needed).

* Steps:

1. generate T.T.
2. based on the value of the (n-1) most significant bits (MSB), separate the rows of the table into pairs.
3. for each pair of function output write the redumentary function in terms of x, where x is the LSB.
4. connect the (n-1) MSB to the select lines of the Mux.


ex:- $F(x,y,z) = \sum_m (1,3,6,7)$, implement f using 4-to-1 Mux.

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



ex:- $F(A, B, C, D) = \sum_m (1, 3, 4, 11, 12, 14, 15)$

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1




4) Demultiplexers (DMux):

* A circuit that performs the opposite operation of Muxes.

* It passes the signal input to one of the 2^n -outputs using n -select lines.

ex:- 1-to-2 DMUX:-




S	D	O ₁	O ₀
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0

$$O_1 = m_3 = SD$$


$$O_0 = m_1 = \bar{S}D$$

* DMux \equiv decoder with Enable




\equiv decoder with E

H.W:- build 1-to-4 DMUX:-



$$\textcircled{1}$$

S ₁	S ₀	D	O ₀	O ₁	O ₂	O ₃
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1




$$\textcircled{2} O_0 = \bar{S}_1 \bar{S}_0 D, O_1 = \bar{S}_1 S_0 D$$

$$O_2 = S_1 \bar{S}_0 D, O_3 = S_1 S_0 D$$

- we can use n-to-m decoder with enable to implement 1-to-m DMUX
data $\equiv E$ / $S \equiv$ input

ex:-



\equiv 2-to-4 decoder with E

\equiv 1-to-4 DMUX

* CH# 4: Arithmetic Logic :-

• Binary addition

$$\begin{array}{r} 0 \\ 0+ \\ 0 \end{array} \quad \begin{array}{r} 1 \\ 0+ \\ 1 \end{array} \quad \begin{array}{r} 0 \\ 1+ \\ 1 \end{array} \quad \begin{array}{r} 1 \\ 1+ \\ 10 \end{array}$$

ex:-

$$\begin{array}{r} 10111 \\ + 00101 \\ \hline 11100 \end{array}$$

• Binary Subtraction

$$\begin{array}{r} 0 \\ 0- \\ 0 \end{array} \quad \begin{array}{r} 0 \\ 1- \\ -1 \end{array} \quad \begin{array}{r} 1 \\ 0- \\ 1 \end{array} \quad \begin{array}{r} 1 \\ 1- \\ 0 \end{array}$$

ex:

$$\begin{array}{r} 011 \\ - 010 \\ \hline 001 \end{array}$$

$$\begin{array}{r} 101 \\ - 110 \\ \hline \end{array} \equiv \begin{array}{r} 02 \\ 10 \\ - 101 \\ \hline -001 \end{array}$$

$$5 - 6 \equiv -(6 - 5)$$

In decimal when we borrow we add 10 to the number = r (base)

* In binary r = 2 ∴ we add 2

** Signed numbers representation:-


* we need to define a notation to represent signed numbers.

* we can add an extra bit for the sign.

* In general, there are two approaches:-

1. Signed-magnitude.
2. signed complement.

↳ 1. Signed-magnitude:



ex: list all 3-bit signed numbers that are represented using signed-mag.

Sign		mag		Num.
A ₂	A ₁	A ₀		
0	0	0		+0
0	0	1		+1
0	1	0		+2
0	1	1		+3
⇒ Max +ve value = +3 ≡ 2 ³⁻¹ - 1				
1	0	0		-0
1	0	1		-1
1	1	0		-2
1	1	1		-3
⇒ Min -ve value = -3 ≡ -(2 ³⁻¹ - 1)				

↳ Note:: for a n-bit signed number in signed-magnitude notation:-

- Max +ve value is 2ⁿ⁻¹ - 1
- Min -ve value is -(2ⁿ⁻¹ - 1)

* Challenges:

- +ve & -ve zeros.
- Hardware implementation is expensive & complex.

in decimal:	+3	in sign-mag:	011
	+3		+111
	-3		1010
	0		

↳ 2. Signed complement

- ↳ Diminished radix complement (N̄)
- ↳ Radix complement (N*) (Most efficient approach)

a. Diminished radix complement:

* For a number (N) that is represented using (n) digits in base 'r', the diminished radix complement is given by:-

$$\tilde{N} = r^n - 1 - N$$

n: number of bits used to represent the number N.
r: base.

* $\tilde{N} + N = \underbrace{(r-1)(r-1) \dots}_{n\text{-bits}} \Rightarrow$ *it's called* (r-1)'s complement

ex:- $(18)_{10}$, find \tilde{N} ?

$N = 18, r = 10, n = 2$ bits (in decimal)

$$\tilde{N} = 10^2 - 1 - 18 = (81)_{10}$$

$$N + \tilde{N} = 18 + 81 = (99)_{10}$$

ex:- $(23)_{10}$, find \tilde{N} ?

$N = 23, r = 10, n = 2$

$$\tilde{N} = 10^2 - 1 - 23 = (76)_{10}$$

$$N + \tilde{N} = 23 + 76 = (99)_{10}$$

9's complement

ex:- $N = (01)_2$, find \tilde{N} ?

$$\tilde{N} = 2^2 - 1 - 1 = (2)_{10} \equiv (10)_2$$

* adding 1-bit for the sign:-

$$(001)_2 \Rightarrow$$

$$\tilde{N} = 2^3 - 1 - 1 = (6)_{10} \equiv \overset{-ve}{(110)}_2$$

1's complement.

\Rightarrow for this example, if we assume $(10)_2$ is the -ve of $(01)_2$, then how can we distinguish $(-1)_{10} \equiv (10)_2$ & $(2)_{10} \equiv (10)_2$?!

* we can add/append a sign bit to the number before computing the complement.

** +ve numbers are always the same.

ex:- $(01)_2 \Rightarrow (001)_2 \xrightarrow{1's} (110)_2$

$(10)_2 \Rightarrow (010)_2 \xrightarrow{1's} (101)_2$

* list all 3-bit signed numbers using 1's complement.

Sign	A_2	A_1	A_0	Value
	0	0	0	+0
	0	0	1	+1
	0	1	0	+2
	0	1	1	+3
	1	0	0	-3
	1	0	1	-2
	1	1	0	-1
	1	1	1	-0

→ Note: for a n-bit signed 1's complement number:-

- Max +ve value is $2^{n-1} - 1$
- Min -ve value is $-(2^{n-1} - 1)$

* Challenges:-

- +ve, -ve zeros.
- Hardware is complex.

in Decimal: 3

+
(-2)

in 1's com.

$$\begin{array}{r} 011 \\ + 101 \\ \hline 1000 \\ \text{carry} \rightarrow 1 \\ \hline 001 \checkmark \end{array}$$

** adjusting results in 1's complement is easier than signed-magnitude.

* Shortcut:

* to compute the 1's complement for a number, just complement individual bits!

b. Radix Complement (most efficient approach).

* for a number N represented using (n) digits in base r , the radix complement is given by:-

$$N^* = r^n - N$$

$$N + N^* = \underbrace{\text{carry } 00 \dots}_{1} \underbrace{}_{(n-1) \text{ bits}} \Rightarrow (r)'s \text{ complement base}$$

ex:- $N = (18)_{10}$, $N^* ?$

$$N^* = 10^2 - 18 = 82$$

$$82 + 18 = \overset{\text{carry}}{\times} 00$$

10's complement

ex: $N = (01)_2 \rightarrow N^* ?$

$$N^* = 4 - 1 = (3)_{10} \equiv (11)_2$$

2's complement

but... how to distinguish between

$$(-1)_{10} \equiv (11)_2 \quad \& \quad (3)_{10} \equiv (11)_2 ?!$$

\rightarrow append a sign bit before computing the complement.

$$\Rightarrow N = (01)_2 \rightarrow (001)_2$$

$$N^* = 2^3 - 1 = (7)_{10} \equiv (111)_2$$

* now we'll have 3 bits, one of them is assigned to represent the sign of the number and the other 2 are to represent the magnitude. and since $(7)_{10}$ can't be represented in 2 binary digits, we can distinguish between

$$(+7)_{10} = (0111)_2 \quad \& \quad (-1)_{10} \equiv (111)_2$$

* list all 3-bit signed 2's complement numbers.

Sign	A_2	A_1	A_0	Value
	0	0	0	+ 0
	0	0	1	+ 1
	0	1	0	+ 2
	0	1	1	+ 3
	1	0	0	- 4
	1	0	1	- 3
	1	1	0	- 2
	1	1	1	- 1

* there's no -0 in 2's complement.

* $(100)_2 = -4$

$\equiv 0 \times 2^2 + 0 \times 2^1 - 1 \times 2^0$

$= -4$

→ Arithmetic:

ex ① in decimal: 3
+ (-3)

0

in 2's comp: $\begin{array}{r} 011 \\ + 101 \\ \hline 1000 \\ \text{Carry} \end{array}$

ex ② in decimal 3
+ (-2)

1

in 2's comp: $\begin{array}{r} 011 \\ + 110 \\ \hline 1001 \\ \text{Carry} \end{array}$

→ Note:- for a n-bit signed 2's complement number :-

max +ve value is $2^{n-1} - 1$

min -ve value is $-(2^{n-1})$

ex:- find the 2's complement of the following numbers using 6 bits to represent your solution.

1) -13

method #1: $(13)_{10} = (001101)_2 \xrightarrow{2's} (110011)_2 \equiv (-13)_{10}$

~ #2: $(13)_{10} = (001101)_2 \xrightarrow{1's} (110010)_2 \xrightarrow{+1} (110011)_2$

*Shortcut:

#1: compute the 1's complement ^{then} and just add 1.

$$N^* = \tilde{N} + 1$$

#2: start from right to left, keep the (0)s up to the first 1, then complement the remaining bits.

2) -26

$$(26)_{10} = (011010)_2 \xrightarrow{2's} (100110)_2$$

$$\begin{array}{r} 1111 \\ 100110 \\ + 011010 \\ \hline *000000* \\ \text{carry} \end{array}$$

ex:- show the binary representation of the following numbers in the signed-mag, 1's complement & 2's complement, assume 5-bits.

Number	Sign-mag	1's	2's
+12	01100	01100	01100
-7	10111	11000	11001
-11	11011	10100	10101
19	X (overflow)	X	X
-16	X	X	10000

** for any n-bit signed 2's complement number, the decimal value is given by:-

$$\text{Value} = \sum_{i=0}^{n-2} 2^i * b_i + (-1)^5 * 2^{n-1} * b_{n-1}$$

2's comp \Rightarrow $\underbrace{b_{n-1}}_{\text{1 bit Sign}} \underbrace{b_{n-2} \dots}_{(n-1) \text{ bits magnitude}}$

ex: $(100111)_2 = (\quad ? \quad)_{10}$

considering it as 2's complement signed number.

#1: $1 * 2^0 + 1 * 2^1 + 1 * 2^2 - 1 * 2^5 = (-25)_{10}$

#2: $N = -N^*$ (2's comp.)

$(100111)_2 \xrightarrow[comp.]{2's} (011001)_2 = (25)_{10}$

$\therefore N = (-25)_{10}$

Arithmetic using 2's complement:

\rightarrow Addition:

* add individual bits and ignore the carry out of the MSB

ex: $15 + -20$

$(15)_{10} \xrightarrow{2's} (001111)_2$

$(-20)_{10} \xrightarrow{2's} (20)_{10} = (010100)_2 \xrightarrow{2's} (101100)_2$

$$\Rightarrow \begin{array}{r} 15 \\ + (-20) \equiv \end{array} \begin{array}{r} 001111 \\ 101100 \\ \hline \end{array} +$$

~~$(111011)_{10} = (-5)_{10}$~~
carry -ve

↳ Subtraction :-

* to perform $M-N$ using 2's complement
 $(-N)$ & add it to M !

ex:- $10-8$ (5-bits)

$$(10)_{10} \rightarrow (01010)_2$$

$$(-8)_{10} \rightarrow 8 = (01000)_2 \xrightarrow{2's} (11000)_2$$

$$\begin{array}{r} 10 \\ + (-8) \end{array} \equiv \begin{array}{r} 01010 \\ + 11000 \end{array}$$

$$\begin{array}{r} \underline{\times} 00010 \equiv (+2)_{10} \\ \text{carry} \end{array}$$

Overflow (OF):

→ OF occurs when the result can't be represented using the available number of bits.

→ we need to detect overflow.

ex: 1. unsigned numbers (3-bits)

$$\begin{array}{r} 011 \\ 010^+ \\ \hline 101 \end{array} \quad \begin{array}{r} 100 \\ 101^+ \\ \hline 1001 \\ \text{OF} \end{array}$$

** In unsigned numbers overflow is detected if there's a carry = 1 out of the MSB.





ex: 2. signed numbers (3-bits)... (2's comp).

$$\begin{array}{r} +ve \textcircled{0}11 \\ +ve \textcircled{0}01^+ \\ \hline \textcircled{1}00 \\ \text{carry} \text{ -ve!!} \end{array} \quad \begin{array}{r} -ve \textcircled{1}01 \\ -ve \textcircled{1}10^+ \\ \hline \text{carry} \textcircled{1}011 \\ \text{+ve} \end{array}$$

Overflow!

** In signed numbers, overflow may occur when adding numbers of similar signs or subtracting numbers of different signs.

* $OF = C_n$





** to avoid overflow, carry into & out of the sign bit must be the same (both 0)s or both (1)s

(tit):

C_n	C_{n-1}	OF	$\Rightarrow OF(C_n, C_{n-1}) = C_n \oplus C_{n-1}$
0	0	0	
0	1	1	
1	0	1	
1	1	0	


* hardware (Hw) design:-

Adder: (n-bit)



*Iterative circuits: circuits designed using small similar circuits that perform simple operations. these circuits are called cells.


1-bit Adder



x	y	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



$C = x \cdot y$

$S = x \oplus y$




≡ Half Adder (HA)


2-bit Adder





H.W design a 4-bit adder



1-bit full addder




X	y	Cin	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





$$Cout = XCin + Xy + yCin$$

$$Sum = X \oplus y \oplus Cin$$




2-bit full addder



((Ripple carry adder))


Subtractor (n-bit).



$$x - y = x + (-y)$$


$$= x + \underbrace{(\bar{y}_1 \bar{y}_0 + 1)}_{\text{2's comp. / 1's comp.}}$$

* Adder/Subtractor (2-bits)



** when $C_0 = 0$
 at $A = y$
 when $C_0 = 1$
 at $A = \bar{y}$

(Add/Sub)



* Multiplication & division:-


↳ 1. multiplication by powers of 2.

$$1001 \xrightarrow{\times 2} 10010$$

$$1001 \xrightarrow{\times 4} 100100$$

$$1001 \xrightarrow{\times 8} 1001000$$

- multiplication by 2^n is the same as shifting the number to the left by n -bits. مثال الضرب بـ 10 في الـ Decimal



↳ 2. division by powers of 2.

$$(10000)_{\text{unsigned}} = (16)_{10} \xrightarrow{\div 2} (01000)_2$$

$$(16)_{10} \xrightarrow{\div 4} (00100)_2$$

$$(16)_{10} \xrightarrow{\div 8} (00010)_2$$

** it's an integer division:-

$$\text{ex:- } 0111 \xrightarrow{\div 2} 0011$$

$$(7)_{10} \xrightarrow{\div 2} (3)_{10}$$

- for unsigned numbers, division by 2^n is the same as shifting the number to the right by n -bits.

$$(-4)_{10} = (1100)_2 \xrightarrow{\div 2} (\cancel{1}10)_2$$

$$(1110)_2 = -2$$

$$(-4)_{10} = (1100)_2 \xrightarrow{\div 4} (\cancel{1}\cancel{0}11)_2$$

$$(1111)_2 = -1$$

- for signed numbers, division by 2^n is the same as shifting to right by n-bits while preserving the sign of the number.

$$(0110)_2 \xrightarrow{\div 2} (0011)_2 \equiv (3)_{10}$$


$$\equiv (6)_{10}$$

↳ multiplication by a constant.

$$\begin{array}{r} B_3 \ B_2 \ B_1 \ B_0 \\ \quad \quad \quad 1 \ 0 \ 1 \ X \\ \hline B_3 \ B_2 \ B_1 \ B_0 \\ 0 \ 0 \ 0 \ 0 \ 0 \\ \hline B_3 \ B_2 \ B_1 \ B_0 \end{array}$$

$$(B_3+0)(0+B_0)(B_1+B_3)(B_2+B_0) \ B_1 \ B_0$$



لأننا نعلم وجود Carry



H.W $B_3 B_2 B_1 B_0$
 | | 0 |
 $B_3 B_2 B_1 B_0$
 0 0 0 0

○ $B_3 B_2 B_1 B_0$

$B_3 B_2 B_1 B_0$



* Data width extension:

- HW units have fixed sizes for their inputs.
- the operands size should be equal and match the size of the HW inputs.

→ there's two approaches to extend the data width.

1. Zero extension.

0011 $\xrightarrow[\text{unsigned}]{8\text{-bits}}$ 0000 0011

2. Sign extension


(0100) $\xrightarrow[\text{signed number}]{8\text{-bits}}$ 1111 1100
= -4

(0100) $\xrightarrow[\text{signed}]{8\text{-bits}}$ 0000 / 0100

Chapter #6: Section 6-8: Programmable logic devices (PLD)s

① ROM:

it has a fixed array of AND gates & programmable array of OR gates.




$$F_2(w, y, z) = \sum_m (a, 3, 7)$$

$$F_1(w, y, z) = \sum_m (1, 4, 5)$$

* In ROM, the function needs not to be simplified.

② Programmable Array Logic (PAL)

* it has a fixed array of OR gates & programmable array of AND gates.




$$F(w, x, y) = \sum_m (1, 2, 5, 6) \quad ; \quad (\text{SOM})$$

$$F = x\bar{y} + \bar{x}y$$

* In PAL, we might need to express f as sop if number of AND gates \leq number of minterms.


③ Programmable Logic Array (PLA).

* it's the most flexible because it has programmable OR & AND



$$F(w, x, y) = \sum_m (0, 1, 3)$$

لعمل \bar{F} عندما = 1
 1 0




$$\bar{A}\bar{B} + \bar{A}C$$

Chapter #5: Sequential logic circuits (finite state machine).


* Logic Circuits

↳ Combinational logic circuits:



** the outputs depend on the current input only.

↳ Sequential logic circuits:




** the output is dependent on the current input & the stored value (state).

Sequential logic circuit

* there are 2 kinds of sequential machines:-

1. Synchronous:-

- the state is allowed to change at specific instants of time.
- there's a clock input
- simpler to design.
- slower.



2. Asynchronous:-


- the stored value is allowed to change at any instant of time.
- there is no clock.
- complex to design.
- faster.

**Storage elements:

1) latches:


- * A latch is a circuit that can store a binary state indefinitely as long as power is On.
- * it has inputs that are used to operate on the stored value.
- * We have 4 basic operations:-
 1. Set (1)
 2. Reset (0)
 3. No change.
 4. Complement (not common).

A. Cross-coupled-NOR gates latch (SR latch)




time	S	R	Q	\bar{Q}	
t_0	X	X	X	X	
t_1	<u>1</u>	0	1	0	\Rightarrow Set.
t_2	0	0	1	0	\Rightarrow No change.
t_3	0	<u>1</u>	0	1	\Rightarrow Reset.
t_4	0	0	0	1	\Rightarrow No change.
t_5	1	1	Invalid (0 0)		(this state isn't allowed) because $Q \neq \bar{Q}$

S	R	Q(t)	Q ⁺ ≡ Q(t+1)
0	0	0	0 } No change
0	0	1	
0	1	0	0 } Reset
0	1	1	
1	0	0	1 } Set
1	0	1	
1	1	0	X } Invalid
1	1	1	




$$Q^+ = S\bar{R} + \bar{R}Q(t)$$

↳ characteristic equation...





B. Cross-Coupled - NAND gates latch ($\bar{S}\bar{R}$ latch).




ex	time	S	R	Q	Q ⁻
	t ₀	X	X	X	X
	t ₁	0	1	1	0 ⇒ set.
	t ₂	1	1	1	0 ⇒ No change
	t ₃	1	0	0	1 ⇒ Reset
	t ₄	1	1	0	1 ⇒ No change.
	t ₅	0	0	Invalid	

\bar{S}	\bar{R}	$Q(t)$	Q^+	
0	0	0	X	Invalid (undefined)
0	0	1	X	
0	1	0	1	Set
0	1	1	1	
1	0	0	0	Reset
1	0	1	0	
1	1	0	0	No change
1	1	1	1	



C. Data-latch (D-latch).

(to solve the (undefined state) problem).




D	Q^+
0	0
1	1

- * when $D=0 \rightarrow S=1, R=0 \Rightarrow Q^+=0$
- * when $D=1 \rightarrow S=0, R=1 \Rightarrow Q^+=1$

2) clocked latches:


- * All latches discussed previously are asynchronous
- * The state of the storage element may change as soon as the input changes.
- * However, sometimes we need to force the state to change (during/at) certain time.

A. Clocked SR latch.





* when $C=0 \rightarrow S^*=1 \rightarrow$ no change
 $R^*=1 \quad Q^+ = Q(t)$


* when $C=1 \rightarrow S^* = \bar{S} \rightarrow$ works as a normal ($\bar{S}\bar{R}$ latch)
 $R^* = \bar{R}$



+ve pulse triggered SR latch




B. Clocked D-latch.



* when $C=0 \rightarrow S^*=1 \rightarrow$ No change
 $R^*=1 \quad Q^+ = Q(t)$

* when $C=1 \rightarrow S^* = S = \bar{D} \rightarrow$ work as a normal $\bar{S}\bar{R}$ D-latch.
 $R^* = R = D$

cont. →





+ve pulse triggered D-latch -ve pulse triggered d-latch.

3) Flip-Flops


- * the state of the clocked latches is allowed to change during specific time (True pulse).
- * the state in the clocked latches may change as soon as the input changes & the clock is active.
- * However, we want a storage element that allows the state to change at specific time if the input changes!
- * we have 2 types of Flip-Flops:-
 - Master-slave flip-flop.
 - Edge triggered flip-flop.

1. Master-slave ff:






* state changes at one instant only (falling edge) based on the last observed value of y^* (Master)!




* +ve (edge) triggered FF (pulse)



-ve (edge) triggered FF (pulse)



* we can call it edge triggered because state changes only at the (falling/rising) edge instant. while, in the previous SR ff's it was called pulse triggered because state changes during the whole pulse duration.



* **Problem:** stored value is observed during the pulse not at the falling edge time.

2. edge triggered ff:


- * output changes based on the last observed inputs.
- * doesn't care what happens during the pulse.




* Summary:

Storage elements

↳ 1. Latches




↳ 2. Clocked latches: state is allowed to change during specific time (±ve pulse).




↳ 3. Flip-flops

- ↳ master-slave ff
- state is allowed to change at specific time.
- Problem: 1's & 0's catching.



↳ Edge triggered ff


- outputs are determined based on the inputs at the (falling/rising) edge instant.



** Direct inputs:

- Sometimes, it's required to change the stored value/state independently from the clock (Asynchronously).
- We can achieve this using the direct inputs (set & Reset)
- they are Asynchronous inputs.

ex:- edge triggered ff with direct inputs.




* using Direct input is an optional choice to be able to change state Asynchronously (without waiting for next falling/rising edge).

* it's commonly used for:
 • initialization
 • dealing with unused states.

* More On FFs:

1. Edge triggered SR FF.



* logic Symbol

* Characteristic table

S	R'	Q ⁺
0	0	Q(t)
0	1	0
1	0	1
1	1	?? invalid


* characteristic equ.

$$Q(t+1) = S\bar{R} + \bar{R}Q(t)$$

* Excitation Table

Q(t)	Q ⁺	SR
0	0	0x
0	1	10
1	0	01
1	1	x0

2. Edge triggered Dff:



* characteristic table

D	Q ⁺
0	0
1	1

* characteristic equ.


$$Q^+ = D$$

transfering = (No change).

* Excitation table

Q	Q ⁺	D
0	0	0
0	1	1
1	0	0
1	1	1

3. Edge triggered JK FF.




* char. table

J	K	Q ⁺
0	0	0
0	1	0
1	0	1
1	1	Q̄

toggle: to complement the state.

* char. equ.

J	K	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




$$Q^+ = J\bar{Q} + KQ$$

* excitation table

Q	Q ⁺	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Toggle \equiv complement

4. Edge triggered T-ff




* char. table

T	Q ⁺
0	Q
1	Q'

* char equ.

$$Q^+ = T \oplus Q$$




* excitation table

Q	Q ⁺	T
0	0	0
0	1	1
1	0	1
1	1	0

* Sequential circuit analysis:

- we want to study the behavior of circuit over time.



- Analysis involves obtaining suitable description of inputs, outputs & state:

Steps:

1. determine the ff input equations & output equations
* these can be read directly from the logic diagram.
2. Write the State table; it's similar to the truth table.

- the input section on this table includes:

- inputs (N) - Present states (m).

- the output section includes:

- Outputs (l) - Next States (m).

- ** for a sequential machine circuit with N inputs, m k -inputs, l outputs, the size of the state table is:-


$$\text{Size} = 2^{(N+m)} \times (2m + N + l + k \times m)$$

rows X Columns

3. Optionally; we can draw the state diagram. It's a graphical representation of the state table, where:-

- each **state** is represented by a **circle**.
- each **State transition** is represented by an **arc**.
- each arc is labeled with **input value** that causes the transition.
- for the **Outputs**:-

* If a mealy machine: output values are placed on the arcs \rightarrow (input/output) \equiv arc label


* If a moore machine: outputs are placed inside the circle \rightarrow  because since out depends on PS only, so it's fixed for the same state (circle).

* mealy machine depends on input & PS, while moore machine depends on PS only.

Note: for a sequential machine/circuit with (M) FF & (N) inputs:-

* Number of ^{circles} states is 2^M

* Number of arcs going out of any state is 2^N



1. $N=1$

$M=1, K=1$

$l=1$

$\Rightarrow \text{Size} = 2^2 \times 2 \times 1 + 1 + 1 + 1 = 4 \times 5$

2. Input & output equ.

$$In \rightarrow D = X \bar{Q}(t)$$


$$Q^+ = D = X \bar{Q}(t)$$

$$Out \rightarrow y(t) = X + Q(t) \dots \text{mealy machine.}$$

3 State table


	PS Q(t)	In X	Q	NS Q ⁺	out y(t)	this table tells you what NS & output would be when <u>clock=1</u> & the state = Q(t). & Input is X
state #1	0	0		0	0	falling/rising edge
	0	1		1	1	
state #2	1	0		0	1	
	1	1		0	1	

4. State diagram



* labels:
I/O
↓ input ↓ output

ex 2:-



- $N=2$
 $M=1, k=1$
 $l=1$
- } size = 8x6

2. input & output equ.

$$Q^+ = D = wx + \bar{Q}(t)$$



$$y(t) = \bar{Q}(t)$$

3. State table


	<u>Ps</u>	<u>In</u>	<u>NS</u>	<u>out</u>
	<u>Q(t)</u>	<u>w x</u>	<u>Q⁺</u>	<u>y(t)</u>
state #1	0	0 0	1	1
	0	0 1	1	1
	0	1 0	1	1
	0	1 1	1	1
state #2	1	0 0	0	0
	1	0 1	0	0
	1	1 0	0	0
	1	1 1	1	0

2 states

4. State diagram



H.W ex: derive the state table & diagram for this:-





① $N=1$
 $M=2, k=1$
 $l=1$
 $\Rightarrow \text{size} = 2^3 \times (4+1+1+2) = 8 \times 8$

② $A^+ = D_A = X \cdot \bar{A}(t) \oplus \bar{B}(t)$
 $B^+ = D_B = A(t) \oplus B(t)$
 $y(t) = \bar{X} \cdot \bar{A}(t) \cdot \bar{B}(t) = X + A(t) + B(t)$

③ State table

PS	In		DA DB		NS		Out
	A(t)	B(t)	X		A ⁺	B ⁺	y(t)
4 - states	0	0	0		1	0	0
	0	0	1		0	0	1
	0	1	0		0	1	1
	0	1	1		1	1	1
	1	0	0		1	1	1
	1	0	1		1	1	1
	1	1	0		0	0	1
	1	1	1		0	0	1

④ State diagram



1. $N=0$ (No external inputs)

$M=3, K=1$

$l=1$

$\Rightarrow \text{Size} = 2^{3+0} \times (0+3+1+6) = 8 \times 10$

2. $A^+ = D_A = C(t) \cdot B(t)$

$B^+ = D_B = B(t) \oplus C(t)$


$C^+ = D_C = \overline{A(t) \cdot B(t)} = \overline{A(t) + B(t)} = (\text{NOR})$

$Z(t) = A(t)$... Moore machine

3.


	Ps			Ns			Out
	A(t)	B(t)	C(t)	A ⁺	B ⁺	C ⁺	Z(t)
	0	0	0	0	0	1	0
	0	0	1	0	1	1	0
States	0	1	0	0	1	0	0
	0	1	1	1	0	0	0
	1	0	0	0	0	0	1
	* 1	0	1	0	1	0	1
* 1	1	0	0	1	0	1	
Unused states ←	1	1	1	1	0	0	1

4. State diagram




* when replacing $\overline{B(t)}$ in the question with $\overline{B(t)}$

Ps			Ns			Out
A	B	C	A ⁺	B ⁺	C ⁺	Z(t)
0	0	0	0	0	1	0
0	0	1	0	1	0	0
0	1	0	0	1	1	0
0	1	1	1	0	0	0
1	0	0	0	0	0	1
1	0	1	0	1	0	1
1	1	0	0	1	0	1
1	1	1	1	0	0	1



ex:-



1. $N=1$
 $M=2, K=2$
 $l=1$
 size = 8×10

2. Input equations:

$$S_A = X \bar{Q}_A$$

$$R_A = \bar{X} + Q_A \equiv \bar{S}_A$$

$$S_B = \bar{Q}_B Q_A$$

$$R_B = \bar{S}_B$$


$$(out) \rightarrow y(t) = Q_A \cdot \bar{Q}_B + X$$


3. State table

	PS		In					NS		Out
	Q_A	Q_B		X	S_A	R_A	S_B	R_B	Q_A^+	
4 states	0	0	0	0	1	0	1	0	0	0
	0	0	1	1	0	0	1	1	0	1
	0	1	0	0	1	0	1	0	0	0
	0	1	1	1	0	0	1	1	0	1
	1	0	0	0	1	1	0	0	1	1
	1	0	1	0	1	1	0	0	1	1
	1	1	0	0	1	0	1	0	0	0
	1	1	1	0	1	0	1	0	0	1

4. State Diagram

Mealy machine





- 1. $N=0$
- $M=3, K=1$
- $l=1$



- 2. $T_A = \bar{C}(t)$
- $T_B = A(t)$
- $T_C = \bar{B}(t)$

$y = A(t) \oplus B(t) \oplus C(t)$ (odd function)

3.

ps			Ns			out
A	B	C	T_A	T_B	T_C	A^+ B^+ C^+ $y(t)$
0	0	0	1	0	1	1 0 1 0
0	0	1	0	0	1	0 0 0 1
0	1	0	1	0	0	1 1 0 1
0	1	1	0	0	0	0 1 1 0
1	0	0	1	1	1	0 1 1 1
1	0	1	0	1	1	1 1 0 0
1	1	0	1	1	0	0 0 0 0
1	1	1	0	1	0	1 0 1 1

(Moore machine)




- $J_A = X \cdot A(t)$
 $K_A = X \cdot B(t)$
 $J_B = A(t)$
 $K_B = \bar{A}(t)$
 (out) $\rightarrow y(t) = \bar{B}(t)$ (Moore machine)

JK flip-flap
characteristic table:-

J	K	Q ⁺
0	0	Q
0	1	0
1	0	1
1	1	\bar{Q}

PS	In	FF inputs	NS	Out
AB	X	J _A K _A J _B K _B	A ⁺ B ⁺	y(t)
00	0	0001	00	1
00	1	0001	00	1
01	0	0001	00	0
01	1	0101	00	0
10	0	0010	11	1
10	1	1010	11	1
11	0	0010	11	0
11	1	1110	01	0

3.




$$F(A, B) = m_0 = \overline{A}\overline{B} = \overline{A+B} \text{ (NOR)}$$






Design a sequential circuit that implements the following state table, use JK ff. * Assume mealy machine.

PS	in	NS	Out	J _A K _A	J _B K _B	JK ff
AB	X	A ⁺ B ⁺	y(t)			excitation table:
00	0	00	0	0 X	0 X	
00	1	01	1	0 X	1 X	
01	0	01	0	0 X	X 0	Q Q ⁺ JK
01	1	10	1	1 X	X 1	0 0 0 X
10	0	10	1	X 0	0 X	0 1 1 X
10	1	11	1	X 0	1 X	1 0 X 1
11	0	11	1	X 0	X 0	1 1 X 0
11	1	00	1	X 1	X 1	

* $m = \lceil \log_2 \# \text{ of states} \rceil = 2$



$J_A = XB$
 $K_A = XB$
 $J_B = X$
 $K_B = X$




$y = A + X$

= mealy machine

3-var.

(PS & In)

ex:- Given the following state diagram, design the sequential circuit that implements it. compare the design when Tff & Dff are used.



T flip-flop excitation table


PS	In	NS	out					
A(t)	X	A(t+1)	y(t)	T	D = A ⁺	Q	Q ⁺	T
0	0	0	0	0	0	0	0	0
0	1	1	0	1	1	1	0	1
1	0	0	0	1	0	0	0	0
1	1	1	1	0	1	1	1	0

of ffs = m = $\lceil \log_2 2 \rceil = 1$ # of states.


T-ff

T	X
0	1
1	0

$T = A(t) \oplus X$





D-ff



*ex: use JK ff to design the sequential circuit that implements the following state table.

PS	In	NS	out				
A B	X	A ⁺ B ⁺	y(t)	J _A K _A	J _B K _B		
0 0	0	0 1	1	0 X	1 X		
0 0	1	0 0	1	0 X	0 X		
0 1	0	1 0	0	1 X	X 1		
0 1	1	1 1	0	1 X	X 0		
1 0	0	0 1	1	X 1	1 X		
1 0	1	0 0	1	X 1	0 X		
1 1	0	1 1	0	X 0	X 0		
1 1	1	1 0	0	X 0	X 1		


① # of ffs = m = $\lceil \log_2 4 \rceil = 2$



ex: Design a sequential machine that implements a serial 2's complement (1-bit at a time).

* in order to calculate 2's complement for any binary number, we need to keep zeros up to first 1 (machine needs to remember the appearance of first 1) then complement the remaining bits.

Step 1: State Diagram



- we have to start with at least 1 state.
- we add new state to store new states the machine had to remember.



step #2: state assignment (Renaming states).

let $A=0$

$B=1$

step #3: State table:

<u>ps</u>	<u>In</u>	<u>ps</u>	<u>out</u>	J_A	K_A
A	X	A^+	$y(t)$		
0	0	0	0	0	X
0	1	1	1	1	X
1	0	1	1	X	0
1	1	1	0	X	0



ex: Design a counter that counts 00, 01, 10, 11, 00, 01, ... and it has 1 input (x); such that: (use DFF)


- * if $x = 0$, counter halts (pauses)
- * if $x = 1$, counter proceeds to next count.
- * counter goes through pre-defined sequence of states.
- * usually it's a moore machine (output = ps).

→ # of states = 4

* of ffs = 2

ps Q_1, Q_0	In X	Ns $Q_1^+, Q_0^+ = P_0$		Karnaugh Map for Q_1^+
		Q_1^+	Q_0^+	
0 0	0	0	0	$Q_1^+ = Q_1$
0 0	1	0	1	
0 1	0	0	1	$D_1 \equiv Q_1^+ = \bar{Q}_1 Q_0 X + Q_1 \bar{Q}_0 + Q_1 \bar{X}$ $D_0 \equiv Q_0^+$
0 1	1	1	0	
1 0	0	1	0	$D_0 \equiv Q_0^+ = \bar{Q}_0 X + Q_0 \bar{X} = Q_0 \oplus X$
1 0	1	1	1	
1 1	0	1	1	
1 1	1	0	0	

4-possible states.



* Design with unused states:-

* How to accommodate for unused states?! 3 approaches



1. Assume the next state of the unused states to be X (don't cares).
2. Force NS of the unused state to be one of the used states.
3. Include a special output to indicate that the PS is unused. This output can be used to change the state asynchronously.

ex: Design a counter that counts 0, 1, 2, 0, 1, 2, ... using JK ff

3 used states → 2 ff → 4 available states (1 unused)

approach #1: Assume (X)


PS	NS	J ₁ K ₁	J ₀ K ₀
Q ₁ Q ₀	Q ₁ ⁺ Q ₀ ⁺		
0 0	0 1	0 X	1 X
0 1	1 0	1 X	X 1
1 0	0 0	X 1	0 X
1 1	X X	X X	X X



at 11


$$\left. \begin{matrix} J_1 = 1 \\ K_1 = 1 \end{matrix} \right\} Q_1 = 0$$

$$\left. \begin{matrix} J_0 = 0 \\ K_0 = 1 \end{matrix} \right\} Q_0 = 0$$



app #2: Force the circuit to go to state (01) if in (11).

PS		NS			
Q	Q ₀	Q ₁ ⁺	Q ₀ ⁺	J ₁ K ₁	J ₀ K ₀
0	0	0	1	0 X	1 X
0	1	1	0	1 X	X 1
1	0	0	0	X 1	0 X
1	1	0	1	X 1	X 0




* transition happens synchronously

$$\Rightarrow J_1 = Q_0(t) \quad J_0 = \bar{Q}_1(t)$$

$$K_1 = 1 \quad K_0 = \bar{Q}_1(t)$$

app #3: Special output




* transition happens Asynchronously.

** State Assignment:-

* we have many approaches:-

1. counting order.
2. gray-code.
3. One hot key.
4. Random.

ex: Design using counting order assignment.




A=00 B=01 C=10 D=11

of ffs = 2 # of states = 4

PS	NS
Q_1, Q_0	Q_1^+, Q_0^+
0 0	0 1
0 1	1 0
1 0	1 1
1 1	0 0

$$Q_1^+ = Q_1 \oplus Q_0$$

$$Q_0^+ = \overline{Q_0}(t)$$



#2 design using gray-code:

A=00, B=01, C=11, D=10


of ffs = 2 / # of states = 4

PS	NS
Q_1, Q_0	Q_1^+, Q_0^+
0 0	0 1
0 1	1 1
1 0	0 0
1 1	1 0

$$D_1 = Q_1^+ = Q_0(t)$$

$$D_0 = Q_0^+ = \overline{Q_1}(t)$$

*decreases the cost!



#3 design One-hot-Key:

A=0001

B=0010

C=0100

D=1000

PS	NS
Q_3, Q_2, Q_1, Q_0	$Q_3^+, Q_2^+, Q_1^+, Q_0^+$
0 0 0 1	0 0 1 0
0 0 1 0	0 1 0 0
0 1 0 0	1 0 0 0
1 0 0 0	0 0 0 1

$$Q_3^+ = Q_2$$

$$Q_2^+ = Q_1$$

$$Q_1^+ = Q_0$$

$$Q_0^+ = Q_3$$

** State equivalence & Reduction.


→ if we have 2^n states then # of ffs is n .

→ we can reduce the cost of the machine if we reduce # of ffs. However, this requires reducing # of states.

→ we can take advantage of state equivalence!

** two states are equivalent if for any input sequence they have the same next state & output.


ex:- study the following state diagram & identify any equivalent states (if any), reduce the diagram accordingly



test for equivalence:
 $000 \neq 001$ (diff. outputs).
 $000 \neq 010$
 $000 \neq 011$
 $000 \neq 100$
 $000 \neq 101$
 $000 \equiv 110$

NS for any input (0/1)
 $001 \neq 010$

state diagram after reduction:-



its name doesn't matter

$011 \equiv 100$


*Chapter #7: Registers & counters

= special (frequently used) types of sequential circuits.


A) Registers:

- A collection of (n) storage elements that can be used to store n bits.

ex: 2-bit Register.



(synchronised to the same clock).




* Problem: whenever we write to one of the registers it will be written on the other!

So... we need to control when to hold & when to load new value on the register.

! what do we expect from a register?

* to hold data for multiple cycles & to an explicit input to determine whether to load the new data or not.

→ approach #1: Gated Clock (using enabling circuit (OR, AND, Tri-state buffer)).




Any Problem?!

→ Clock Skew (?!?!)

when we add gates to clock it'll be delayed unlike the remaining system elements that'll be synchronized to the original clock (without delay).

→ approach #2:



** Shift Register :-

• It's a register that can shift its contents toward the (most significant bit) MSB (shift left) or toward the LSB (shift right)

* Why do we need shift registers ?!

1. Cheap multiplication & division by powers of 2.
2. Most CPUs support (have) shift instructions.
3. Serial communications.


Note:- In parallel we deal with all bits as one entity so it's more expensive (need lot of wires) & may have problems.

while in serial bits are processed bit by bit so it's slower but cheaper.


In order to process data in serial we need to use shift registers.

~~ex~~

ex: 2-bit Shift Register:



clock pulse	Q_1	Q_0	serial In
t_0	?	?	0
t_1	?	0	1
t_2	0	1	1
t_3	1	1	0



* Note:

Shift register is delay sensitive

* Assume all gates in FFs are ideal, then time needed to store a value in Q_0, Q_1 is 0, and since Q_0 is connected to the 1st FF, value of Q_1 will be equal to Q_0 before the (falling/rising) edge ends, so it's not a shift register any more!!


* while delay will allow the (falling/rising) edge to end before the new state of Q_0 enters the 1st FF.

** Modifying shift register to control when to perform the shift operation.

* the previous register shifts 1-bit per cycle.


app #1: Gated clock (delay)

app #2: using Muxes:-



* In the previous example, the only way we can initialize this register is serially.

So... How to do parallel load?




load	Shift	Operation
0	0	HOLD
0	1	Shift left
1	0	Parallel load
1	1	<u>Shift Right</u>

choice of the user.

$Q_0 \Rightarrow$ serial out from right
 $Q_1 \Rightarrow$ serial ~ ~ left
 $Q_1, Q_0 \Rightarrow$ Parallel out
 $n_1, n_0 \Rightarrow$ parallel in

\Rightarrow Universal shift Register: it does 4 basic operations
 1. HOLD. 2. Shift Right 3. Shift left 4. Parallel load.



Counters:-

* It's a sequential circuit that goes through a predefined sequence of states.

→ two types:




1. Asynchronous (there's no time synchronization) → usually cheaper but harder to design.
2. Synchronous (discussed earlier).

* Ripple Counter (Asynch).


* Not All storage elements are synchronised to the same time base (clk).

- * there's a clock that drives LSB.
- * the clock inputs for the remaining FFs are connected to the output of previous FFs.

2-bit ripple counter:-



* when we count (3 bits as an ex.)




LSB → changes every 1 state (that's why it's connected to CLK).


changes every 4 states

changes every 2 states

→ 3-bit Ripple Counter:-



** the problem of (accumulated delay) because ^{every} one of FFs is driven by an other.




* Solution:

1. buy better FFs (less delay).
2. Reduce the frequency of clock.

Chapter # 8: Memory Basics:-


* Memory is a collection of storage cells that are arranged as an array.



* 8bits \equiv 1 byte

* memory size in bits = $m \times n$

* $\approx \approx \approx$ bytes = $\frac{m \times n}{8}$



we can replace these 2 signals with (dual purpose) $\text{input} \Rightarrow \text{R/W} \rightarrow 0$: read
 $\hookrightarrow 1$: write

** Building 800×8 mem. from 2 (400×8) mems.

