

CH. 1 Introduction

* Digital Logic


\hookrightarrow Digital \Rightarrow Digit \Rightarrow Finger (Latin) \Rightarrow Finite and discrete
 \hookrightarrow Logic \Rightarrow Two values / possibilities.

* Digital logic deals with circuits that operate on two-valued elements (Binary)

* Binary values	True (T)	High (H)	1	on
	False (F)	Low (L)	0	OFF

In such circuits (systems), everything is represented using these two values.

* Why Discrete and Binary systems?



* Infinite points?!

في أنظمة التمثيل عددي لا يمكن أن يكون عدد النقاط في الإشارة
 في الإشارة لذلك عدد النقاط في الإشارة
 آفة عينه (sampling) Δt
 لا يمكن أن يكون عدد

finite number of points.



* infinite digits

error في أنظمة التمثيل عددي لا يمكن أن يكون عدد النقاط في الإشارة
 (Quantization)


Sample Value	Quant. Value	Quantized Binary
-4.0	-4	000
-3.2	-3	001
-2.3	-2	010
-1.0	-1	011
1.3	1	100
2.3	2	101
3.5	3	110
3.9	3	110

Multivalued Logic
Binary Logic



- * Binary are less complex.
- * Binary systems have better noise immunity




1.2 The Digital computer




CPU \Rightarrow Voltage



* Memory




Memory \xrightarrow{V} change



Hard Disk
HDD


* Disk \Rightarrow Magnetic



CD / DVD \Rightarrow Light

1.3 Numbering systems

In general, we will use positional positive radix (base) numbering systems.



where r is a value between 0 and $r-1$; with 'r' being the base.

* The decimal value for a number in base 'r' is computed using.

$$\text{(Value)}_{10} = \sum_{i=0}^{N-1} A_i \cdot r^i + \sum_{k=-1}^{-M} A_k r^k$$

Labels: Integer (N), Fraction (M), position

Ex :- (A) $(213)_4 = (??)_{10}$ base 4

$$= 2 \times 4^2 + 1 \times 4^1 + 3 \times 4^0 = (39)_{10}$$

Labels: position

(B) $(55.3)_6 = (??)_{10}$

$$= 5 \times 6^1 + 5 \times 6^0 + 3 \times 6^{-1} = (.35.5)_{10}$$

* Binary Numbering System

$$\Rightarrow \text{Base} = r = 2$$

$$\Rightarrow \text{Digits} \in \{0, 1\}$$

$$\text{Ex: } (101101)_2$$

Binary Digit = $R_i + 1$

$$\text{Example 2: } \textcircled{A} (10110)_2 = (??)_{10}$$

$$= 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = (22)_{10}$$

* Octal Numbering System

$$\Rightarrow r = 8 \Rightarrow \text{base} = 2^3$$

$$\Rightarrow \text{digit} \in \{0, 1, 2, 3, 4, 5, 6, 7\}$$

* Hexadecimal Numbering System

$$\Rightarrow r = 16 = 2^4$$

$$\Rightarrow \text{digit} \in \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15\}$$

A B C D E F

$$\textcircled{A} (154)_{16}$$

$$\text{Example 3: } \textcircled{A} (1453)_{16} = (??)_{10}$$

$$1 \times 16^3 + 4 \times 16^2 + 5 \times 16^1 + 3 \times 16^0 = (5205)_{10}$$

$$\textcircled{B} (F16)_{16} = (??)_{10}$$

$$15 \times 16^2 + 1 \times 16^1 + 6 \times 16^0 = (3859)_{10}$$

21/6/2016

(2D.8)₁₆ = (??)₁₀

2 * 16¹ + 13 * 16⁰ + 8 * 16⁻¹ = 45.5₁₀

Example 4 :-

0 - 16	Decimal	Binary	Octal	Hex
* Decimal	0	0	0	0
* Binary	1	1	1	1
* Octal	2	10	2	2
* Hex	3	11	3	3
	4	100	4	4
	5	101	5	5
	6	110	6	6
	7	111	7	7
	8	1000	10	8
	9	1001	11	9
	10	1010	12	A
	11	1011	13	B
	12	1100	14	C
	13	1101	15	D
	14	1110	16	E
	15	1111	17	F
	16	10000	20	10
				16

1.4 Conversion between numbering systems :-

* Conversion from base r' to base 10.

$$(Value)_{10} = \sum_{k=0}^{N-1} A_k r'^k + \sum_{i=-M} A_i r'^i$$

* Conversion from base 10 to base r'

⇒ For Integer part, use repeated division on successive quotients and save the remainders. When the remainder is zero, stop and read the remainder from last to first.

Example 5:-

(A) $(37)_{10} = (??)_2$
 $= (100101)_2$

37	
18	1
9	0
4	1
2	0
1	1
0	0
0	1

کمرے میں
(2) کی

(B) $(153)_{10} = (??)_8 = (231)_8 = 231_8$

153	
19	1
2	3
0	2

⊙ $(53)_{10} = (??)_3 = (1222)_3$

53	
17	2 ↑ LSD
5	2
1	2
0	1 ↓ MSD

... digits in base 3

Example ⊙ $(53)_{10} = (??)_{16} = (35)_{16} = 0x35$ Hex.

53	
3	5 ↑
0	3

= 35H → Hex.

⇒ For the fractional part, use repeated multiplication on the fractional part and save the Integer result. When the fraction is zero, stop and read the saved values from first to last.

Example (6)

⊙ $(0.6875)_{10} = (??)_2 = (0.1011)_2$

$0.6875 * 2 = 1.375$ (MSD) 1
 $0.375 * 2 = 0.75$ 0
 $0.75 * 2 = 1.5$ 1
 $0.5 * 2 = 1.0$ (LSD) 1

22/6/2016

ⓑ $(0.35)_{10} = (??)_{4} = (0.11212)_{4}$

$0.35 * 4 = 1.4$

$0.4 * 4 = 1.6$

$0.6 * 4 = 2.4$

$0.4 * 4 = 1.6$

$0.6 * 4 = 2.4$

(0) ← Fraction

digit ...

ⓒ $(7562.45)_{10} = (??)_{8} = (16612.3463146)_{8}$

7562	
945	2 LSP
118	1
14	6
1	6
0	1 MSD

Integr ...

$0.45 * 8 = 3.6$

$0.6 * 8 = 4.8$

$0.8 * 8 = 6.4$

$0.4 * 8 = 3.2$

$0.2 * 8 = 1.6$

$0.6 * 8 = 4.8$

$0.8 * 8 = 6.4$

Conversion from r_1 to r_2

$r_1 \rightarrow \text{Base 10} \rightarrow r_2$

Example (7)

$$(10110)_2 = (??)_5$$

Base 10


$$1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 = (22)_{10} = (42)_5$$

	22	
القسمة	4	2
(5) ds	0	4


Example (8): - A (110011)₂ = (??)

(B) (110011)₂ = (??)

(A) (110011)₂ = (51)₁₀ = (33)₁₆



(B) (110011)₂ = (51)₁₀ = (63)₈



(C) (12F.D)₁₆ = (??)₂



= (0001001011111101)₂


1 2 F D

$$\textcircled{D} \quad (1220)_3 = (??)_{10}$$

\downarrow
 $(56)_9$

1.5 Alphanumeric codes :-

ASCII \rightarrow American standard code for information interchange.



* ASCII uses 7 bits to encode all these characters.

* $2^7 = 128$ items can be encoded

optical shaft encodar
کے اقراری کے کتاب

25/6/2016

* Unicode :-

⇒ 16 bits ⇒ $2^{16} = 2^{10} * 2^6 = 64 * 1024$ kilo

It's an extension to (ASCII)

A = (41H) ASCII = (0041H) unicode

لا يوجد له مقابل في ASCII
α = (03B1H) unicode

= ((0000 0011 1011 0001))₂ unicode

β = (0638H)

* Gray code :-

⇒ non numeric code

⇒ the code between two adjacent codes differs by one bit change.

	Binary	Random	2-bit Gray code
ORANGE	00	11	1100
APPLE	01	00	1101
MEION	10	10	1110
STRAWBERRY	11	01	10

* Parity code


appended

→ extra bit(s) that are added to the original data in order to facilitate error detection.

→ parity could be odd or even.

	Even	odd
1011	10111	01011
1001	01001	11001

مجموع ال (1) عدد زوجي (1) لايتم إضافة عدد زوجي



1.6

Binary coded decimal code (BCD)

$$(27)_{10} = (11011)_2 = (\underbrace{0010}_2 \underbrace{0111}_7)_{BCD}$$


- 0000, 0001, 0010, 0011
- 0100, 0101, 0110, 0111
- 1000, 1001

$$(135)_{10} = (\underbrace{1000}_1 \underbrace{0111}_3 \underbrace{0101}_5)_{BCD}$$




Chapter 2

Combinational Logic Circuits


2.1 Binary Logic and gates



Transistors + resistors + wires = Digital Logic circuit



$$f_i = \text{function}(x_0, x_1, \dots, x_{m-1})$$



Binary Input (variables)

* D.L.C. \rightarrow C.L.C. $y_i = F(x_1, x_2, x_3, \dots, x_{n-1})$
 \rightarrow S.L.C. $y_i = F(\text{input} + \text{state})$

* Binary Logic :

\Rightarrow describes the operation of D.L.C. in mathematical form.


\Rightarrow it deals with binary variable only.

x } 0 OFF F
 y } 1 on T
 ALARM

\Rightarrow Basic Binary operations:

AND $z = x \odot y = xy$

0	=	0 . 0
0	=	0 . 1
0	=	1 . 0
1	=	1 . 1



AND GATE



x	y	z
0	0	0
0	1	0
1	0	0
1	1	1

Truth Table


[2] OR

$$Z = x \overset{\text{OR}}{\oplus} y$$

x	y	z
0	0	0
0	1	1
1	0	1
1	1	1



$$Z = w \cdot x \cdot y$$



$$F = A + B + C + D$$

[3] NOT / Complement


$$Z = \overset{\text{not}}{\neg} X = \overset{\text{not}}{\sim} X = X$$

x	z
0	1
1	0




$2^3 = 8$


w	x	y	z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



AND gate timing diagram



Gate delay :- It's the difference between the (Actual) time and the (ideal) time.




2.2 Boolean Algebra.

→ is used to manipulate Boolean / Binary / Logic expressions or function.

→ A Logic expressions is a mix of Binary variables, Logic operations and the constants 0 and 1.

$$Z = F(w, x, y) = wx + \bar{y}$$



* We can represent any logic expression using T.T, Logic diagram and timing diagram.

$$Z = wx + \bar{y}$$

000 ⇒ Z = 0.0 + 0̄
 Z = 0.0 + 1
 = 0 + 1
 = 1


w	x	y	Z = F(w, x, y)
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

0.0 + 0̄
 0.0 + 1̄
 0.0 + 0̄

* precedence :-

- ()
- NOT
- AND
- OR

$F = wx + \bar{y}$



Example :- $F(A, B, C, D) = A + \bar{B}D + \bar{C}$



MSB LSB

(a) Derive the T.T

A	B	C	D	F		x	y
0	0	0	0	1	$0 + \bar{0} \cdot 0 + \bar{0}$	0	0
0	0	0	1	1		1	0
0	0	1	0	0		0	1
0	0	1	1	1		1	1
0	1	0	0	1			
0	1	0	1	1			
0	1	1	0	0			
0	1	1	1	0	$0 + \bar{1} + 1 + \bar{1}$		
1	0	0	0	1			
1	0	0	1	1			
1	0	1	0	1			
1	0	1	1	1			
1	1	0	0	1			
1	1	0	1	1			
1	1	1	0	1			
1	1	1	1	1			

(b) Draw the Logic Diagram

منه الى
3 variable logic is




Example $F_1(w, x) = \bar{w}\bar{x} + w$

$F_2(w, x) = w + \bar{x}$

T.T all minis

w	x	F ₁	F ₂
0	0	1	1
0	1	0	0
1	0	1	1
1	1	1	1

same function



27/6/2016

* A logic expression may have multiple algebraic representation (Logic diagram); however, it has one T.T

27/6/2016

* A logic expression may have multiple algebraic representation (Logic diagrams); however, it has one T.T

Boolean identities :-

(1) $\left\{ \begin{array}{l} x+0 = x \\ x+1 = 1 \end{array} \right. \quad \left\{ \begin{array}{l} x \cdot 0 = 0 \\ x \cdot 1 = x \end{array} \right. \quad \text{Existence of 1 or 0}$

(2) $\left\{ \begin{array}{l} x+x = x \\ x \cdot x = x \end{array} \right. \quad \text{Idempotence}$

(3) $\overline{\overline{x}} = x \quad \text{Involution}$

(4) $x+y = y+x \quad x \cdot y = y \cdot x \quad \text{Commutative}$


(5) $(x+y)+z = x+(y+z) \quad (x \cdot y) \cdot z = x \cdot (y \cdot z) \quad \text{Associative}$

(6) $x \cdot (y+z) = x \cdot y + x \cdot z \quad \text{Distributive}$

$x + y \cdot z = (x+y)(x+z) \Rightarrow \text{very Important}$

(7) $x + \overline{x} = 1 \quad x \cdot \overline{x} = 0 \quad \text{Existence of complement}$

(8) $\overline{x+y} = \overline{x} \cdot \overline{y} \quad \overline{x \cdot y} = \overline{x} + \overline{y} \quad \text{DeMorgan Law}$



$\overline{\overline{A}}$

$$\overline{(x+y) \cdot z} = \overline{(x+y)} + \overline{z}$$

$$= (\overline{x} \cdot \overline{y}) + \overline{z}$$

$$\overline{\overline{w+z}} = w+z$$

* Boolean theorems :-

① * Simplification theorem

$$x + \overline{x}y = x+y$$

proof :-

$$(x + \overline{x})(x+y) \quad \text{Distribution}$$

$$1 \cdot (x+y) \quad \text{Existence of complement}$$

$$(x+y) \quad \text{Existence of 1}$$

② * Absorption theorem

$$x + x \cdot y = x$$

proof :- ~~(x+x)(x+y)~~

$$x \cdot (1+y) \quad \text{Dist.}$$

$$x \cdot 1$$

$$x$$

③ Minimization theorem

$$xy + \overline{x}y = y$$

Proof :-

$$(x + \overline{x}) \cdot y$$

$$1 \cdot y$$

$$y$$

④ Consensus theorem

$$xy + \overline{x}z + yz = xy + \overline{x}z$$

proof \rightarrow in the Book

Example :- Show that

$$\begin{aligned}
 F(x, y) &= xy + \bar{x}y + x\bar{y} + \bar{x}\bar{y} = 1 \\
 &= xy + x\bar{y} + \bar{x}y + \bar{x}\bar{y} \\
 &= x(y + \bar{y}) + \bar{x}(y + \bar{y})
 \end{aligned}$$

T.T.

x	y	F
0	0	1
0	1	1
1	0	1
1	1	1

$$\begin{aligned}
 (0+0) &= 0 + x(0) + \bar{x}(0) = (0+0) \cdot 0 = 0 \\
 &= 1
 \end{aligned}$$

Example :- show that

$$\begin{aligned}
 ABC + \bar{A}\bar{C} + A\bar{C} &= A(B+C) + \bar{A}\bar{C} \\
 ABC + (\bar{A}+A)\bar{C} &= ABC + \bar{A}\bar{C} + A\bar{C} \\
 &= ABC + \bar{A}\bar{C} + A\bar{C}
 \end{aligned}$$

$$\begin{aligned}
 ABC + \bar{C} &= (AB + \bar{C})(C + \bar{C}) \\
 &= ABC + AB\bar{C} + \bar{C} \cdot C + \bar{C} \cdot \bar{C} \\
 &= ABC + AB\bar{C} + \bar{C} \cdot C + \bar{C} \cdot \bar{C}
 \end{aligned}$$

* The complement of a function

$$\begin{aligned}
 F(w, x, y) &\rightarrow \overline{F(w, x, y)} \\
 &= \overline{wxy + \bar{w}x\bar{y} + w\bar{x}y + \bar{w}\bar{x}\bar{y}}
 \end{aligned}$$

⇒ In the truth table, the complement \bar{F} replaces the 0's of F with 1s and the 1s with 0s

x	y	F	\bar{F}
0	0	1	0
0	1	0	1
1	0	1	0
1	1	1	0

⇒ using algebra; we apply Demorgan law.

22/6/2016

Exercise

$$F(A, B, C) = AB + \bar{C}$$

$$\bar{F}(A, B, C) = ??$$

$$\bar{F}(A, B, C) = \overline{(AB + \bar{C})}$$

$$= \overline{AB} \cdot \bar{\bar{C}}$$

$$= (\bar{A} + \bar{B}) \cdot C$$

$$\bar{F} = \bar{A}C + \bar{B}C$$

ABC

F

 \bar{F}

Example 8 $F(A, B, C, D) = AB(A + \bar{C}) + \bar{B}(\bar{A}D + C)$

$$\bar{F}(A, B, C, D) = ??$$

$$= \overline{AB(A + \bar{C}) + \bar{B}(\bar{A}D + C)}$$

$$= \overline{AB(A + \bar{C})} \cdot \overline{\bar{B}(\bar{A}D + C)}$$

$$= [\overline{AB} + \overline{(A + \bar{C})}] \cdot [\overline{\bar{B}} + \overline{(\bar{A}D + C)}]$$

$$= [(\bar{A} + \bar{B}) + \bar{A} \cdot \bar{C}] \cdot [B + \bar{A}D \cdot \bar{C}]$$

$$= [\bar{A} + \bar{B} + \bar{A} \cdot \bar{C}] \cdot [B + (\bar{A} + \bar{D}) \cdot \bar{C}]$$

$$= [\bar{A}(1 + \bar{C}) + \bar{B}] \cdot [B + (A + \bar{D}) \cdot \bar{C}]$$

$$= [\bar{A} + \bar{B}] [B + A\bar{C} + \bar{C}\bar{D}]$$

$$= \bar{A}B + \bar{A} \cdot A\bar{C} + \bar{A}\bar{C}\bar{D} + \bar{B} \cdot B + \bar{B}A\bar{C} + \bar{B}\bar{C}\bar{D}$$


sum of product

2.3 Standard Forms

(KOR)

Dual of a function

$X \oplus 0 = X$ and $X \oplus 1 = \bar{X}$ \Rightarrow Replace





* standard forms :-

* Logic expressions may have different forms, but the same T.T

* we need an approach to simplify comparison between Logic functions

- * This approach should
 1. correspond to the T.T
 2. facilitate simplification



$A.(B+\bar{A}C) + \bar{A}B.(C+\bar{B})$

Sum of min terms (SOM) and product of Max terms (POM) \Rightarrow canonical forms

$F(A,B,C) = \bar{A}BC + A\bar{B}\bar{C} + ABC$ and $(A+B+\bar{C}).(\bar{A}+B+\bar{C})$

* Sum of minterms (SOM) ...

	x	y	F
m_0	0	0	0
m_1	$\bar{0}$	1	1
m_2	1	0	0
m_3	1	1	1

MSB $\bar{0}.1 + 1.1$
 $F(x,y) = \bar{x}.y + x.y$
 LSV minterm minterm

$F(x,y) = m_1 + m_3$
 $F(x,y) = \sum_m (1, 3)$

minterm :- its contain all the variable of the function ...

Example :-

	A	B	C	F
m_0	0	0	0	0
m_1	$\bar{0}$	$\bar{0}$	1	1 $\bar{A} \cdot \bar{B} \cdot C$
m_2	0	1	0	0
m_3	0	1	1	0
m_4	1	$\bar{0}$	$\bar{0}$	1 $A \cdot \bar{B} \cdot \bar{C}$
m_5	1	0	1	0
m_6	1	1	$\bar{0}$	1 $A \cdot B \cdot \bar{C}$
m_7	1	1	1	0

$F(A,B,C) = \bar{A}\bar{B}C + A\bar{B}\bar{C} + AB\bar{C}$
 $= m_1 + m_4 + m_6$
 $= \sum_m (1, 4, 6)$

Example :-

$$F(w, x, y) = \sum_m (2, 5, 7)$$

(a) write the Logic expression of F as SOM


$$F(w, x, y) = m_2 + m_5 + m_7$$

$$F(w, x, y) = \bar{w}x\bar{y} + w\bar{x}y + wxy$$

(b) T.T

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

(c) Draw the Logic Diagram



product | sum → two level circuit

Example

(a)

	w	x	y	z	F	f
0					0	1
1	$\bar{0}$	$\bar{0}$	$\bar{0}$	1	$\textcircled{1} m_1$	0
2	$\bar{0}$	$\bar{0}$	1	$\bar{0}$	$\textcircled{1} m_2$	0
3					0	1
4					0	1
5					0	1
6					0	1
7					0	1
8					0	1
9	1	$\bar{0}$	$\bar{0}$	1	$\textcircled{1} m_9$	0
10					0	1
11					0	1
12					0	1
13					0	1
14					0	1
15	1	1	1	1	$\textcircled{1} m_{15}$	0

$$\begin{aligned}
 F(w, x, y, z) &= \bar{w}\bar{x}\bar{y}z + \bar{w}\bar{x}y\bar{z} + w\bar{x}\bar{y}z + wxyz \\
 &= m_1 + m_2 + m_9 + m_{15} \\
 &= \sum_m (1, 2, 9, 15)
 \end{aligned}$$

(b) $\overline{F(w, x, y, z)} = \sum_m (0, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14)$

$$\text{ex:- } F(x, y, z) = x y \bar{z} + \bar{x} y z + \bar{x} \bar{y} z$$

T.T.??

$$= m_6 + m_3 + m_1$$

$$= \sum_m (1, 3, 6)$$

x	y	z	F
0	0	0	0
0	0	1	0
0	1	0	1 m_1
0	1	1	1 m_3
1	0	0	0
1	0	1	0
1	1	0	1 m_6
1	1	1	0

* Converting From Logic expression to SOM.

$$\text{ex:- } F(x, y, z) = xy + \bar{x}z \Rightarrow \text{SOP}$$

write the SOM expression for F!

$$F(x, y, z) = xy \cdot 1 + \bar{x}z \cdot 1$$

$$= xy \cdot (z + \bar{z}) + \bar{x}(y + \bar{y})z$$

$$= xy z + xy \bar{z} + \bar{x} y z + \bar{x} \bar{y} z \rightarrow \text{Minterms}$$

$$= m_7 + m_6 + m_3 + m_1$$

$$= \sum_m (1, 3, 6, 7)$$

ex:- $F(A, B, C, D) = A(\bar{A}C + \bar{B}) + A\bar{B}(C + A)$ (1) $\bar{A}C + \bar{B}$

$$= \bar{A}C + A\bar{B} + A\bar{B}C + A\bar{B}A$$

\Rightarrow SOP

$$= A(B + \bar{B})\bar{C} + A\bar{B}(C + \bar{C}) + A\bar{B}C$$

$$= A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

$$= m_6 + m_4 + m_5 + m_4 + m_5$$

(2) m_4, m_5

$$= \sum_m (4, 5, 6)$$

* product of Maxterms :-

	x	y	F	
M_0	0	+ 0	0	$0+0 \quad (x+y)$
M_1	0		1	
M_2	$\bar{1}$	+ 0	0	$\bar{1}+0 \quad (\bar{x}+y)$
M_3	1		1	

$$F(x, y) = \underbrace{(x+y)}_{\text{maxterm}} \cdot \underbrace{(\bar{x}+y)}_{\text{maxterm}}$$

$$= M_0 \cdot M_2$$

$$= \bar{M}_4 (0, 2)$$

Example:-

	x	y	z	F	
	0	+ 0	+ 0	0	$0+0+0 \quad (x+y+z)$
	0		0	1	
	0	+ $\bar{1}$	+ $\bar{1}$	0	$0+\bar{1}+\bar{1} \quad (x+\bar{y}+\bar{z})$
	1	0	0	1	
	$\bar{1}$	+ 0	+ $\bar{1}$	0	$\bar{1}+0+\bar{1} \quad (\bar{x}+y+\bar{z})$
	$\bar{1}$	+ $\bar{1}$	+ 0	0	$\bar{1}+\bar{1}+0 \quad (\bar{x}+\bar{y}+z)$
	1		1	1	


(a) POM??

$$F(x, y, z) = (x + y + z) \cdot (x + \bar{y} + \bar{z}) \cdot (\bar{x} + y + \bar{z}) \cdot (\bar{x} + \bar{y} + z)$$

$$= M_0 \cdot M_3 \cdot M_5 \cdot M_6$$

$$F(x, y, z) = \prod_M (0, 3, 5, 6)$$

(b) Draw the POM expression of F?



(c)
$$F(x, y, z) = \sum_m (1, 2, 4, 7)$$

$$= \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xyz$$

(d)
$$\overline{F(x, y, z)} = \sum_m (0, 3, 5, 6)$$

(e)
$$\overline{F(x, y, z)} = \prod_m (1, 2, 4, 7)$$

3/7/2018

* converting ~~from~~ From Logic expression to POM.

$$\begin{aligned} \text{ex:- } F(w, x, y) &= wx + \bar{x}y \\ &= (wx + \bar{x})(wx + y) \quad (\text{dist}) \\ &= (w + \bar{x})(x + \bar{x})(w + y)(x + y) \\ &= (w + \bar{x})(w + y)(x + y) \quad \text{POS} \\ &= (\underbrace{w + \bar{x} + y \cdot \bar{y}})(\underbrace{w + \bar{x} \cdot \bar{x} + y})(\underbrace{w \cdot \bar{w} + x + y}) \\ &= (\overset{1}{w} + \overset{0}{\bar{x}} + \overset{0}{y})(\overset{0}{w} + \overset{1}{\bar{x}} + \overset{1}{y})(\overset{0}{w} + \overset{1}{x} + \overset{0}{y})(\overset{0}{w} + \overset{1}{\bar{x}} + \overset{0}{y})(\overset{1}{w} + \overset{1}{x} + \overset{1}{y}) \\ (\bar{w} + x + y) &\Rightarrow \text{Max terms} \\ &= \prod_M (0, 2, 3, 4) \\ &= \sum_m (1, 5, 6, 7) \end{aligned}$$

2.4 Two-level circuit optimization

* cost of level circuit \propto complexity of Logic expression

* Find the simplest expression!

* HOW??

▷ Algebra (Hard) (not systematic)

▷ K-Maps

▷ other (Quine Mccluski) \Rightarrow ANY # of variables prostrained

* Karnaugh Map (K-Map)

⇒ graphical representation of the Truth table that consists of a set of adjacent squares where each square corresponds to a minterm or row in the table.

⇒ 2-variable K-map

x	y	F
0	0	1
0	1	0
1	0	1
1	1	0

\bar{y}	y
0	1
1	0

$$\begin{aligned}
 F &= m_0 + m_2 \\
 &= \bar{x}\bar{y} + x\bar{y} \\
 &= (\bar{x} + x)\bar{y} \\
 &= \bar{y}
 \end{aligned}$$

1-variable

x	F
0	1
1	1

⇒ 3-variable K-map


x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$$\begin{aligned}
 &= m_1 + m_3 \\
 &= \bar{x}\bar{y}z + \bar{x}y\bar{z} \\
 &= \bar{x}z(\bar{y} + y) \\
 &= \bar{x}z
 \end{aligned}$$

⇒ 4-variable

$$F(w, x, y, z) = \sum_m (4, 6)$$

w x y z | F




Gray Code الترتيب حسب الـ 0 والـ 1 shared side
 0 → $\bar{w}x\bar{y}\bar{z}$
 6 → $w\bar{x}\bar{y}\bar{z}$

adjacent ⇐ 1 variable variable والاتصاف variable

$$\begin{aligned} &\Rightarrow \bar{w}x\bar{y}\bar{z} + w\bar{x}\bar{y}\bar{z} \\ &= \bar{w}x\bar{y}\bar{z} + \bar{w}x\bar{y}\bar{z} \\ &= \bar{w}x\bar{z}(y + \bar{y}) \\ &= \bar{w}x\bar{z} \end{aligned}$$

Example :- Draw the K-map of
 (a) $F(A, B) = \prod_M (1, 3) = \sum_m (0, 2)$



4/7/2016

$$(b) F(\alpha, \beta, \gamma) = \alpha \bar{\beta} \bar{\gamma} + \alpha \bar{\beta} \gamma + \alpha \bar{\beta} \gamma$$

$$= \sum_m (1, 3, 4)$$

$\alpha \backslash \beta \gamma$	00	01	11	10
0	0	1	3	2
1	4	5	7	6

Diagram annotations: A 2x4 grid representing the truth table. The top row is labeled with $\alpha \backslash \beta \gamma$ and the columns are labeled 00, 01, 11, 10. The left side is labeled with $\alpha \backslash$ and the rows are labeled 0 and 1. The cells contain the values 0, 1, 3, 2, 4, 5, 7, 6. A dashed red box encloses the cells (0,1), (0,3), and (0,2). A solid red box encloses the cells (1,4), (1,5), (1,7), and (1,6). Red brackets above the grid group the columns (00, 01) and (11, 10) under the label $\bar{\beta}$. Red brackets below the grid group the rows (0,4) and (1,5) under the label $\bar{\gamma}$, the rows (0,1) and (1,7) under the label γ , and the row (1,6) under the label $\bar{\gamma}$.

$$F = \bar{\alpha} \gamma + \alpha \bar{\beta} \bar{\gamma}$$

* Map manipulation

⇒ we need to find the simplest expression

⇒ steps:-


- 1- Draw ~~the~~ ^{and} fill the K-map
- 2- Identify all prime implicants (PI) and ~~essential~~ ^{essential} prime implicants (EPI) prime implicants (EPI)
- 3- write the sop logic expression such that :-
 - a) all EPI are ~~are~~ included.
 - b) the minimum number of PI are used to cover all ^{remaining} 1s in the map

⇒ prime implicant (PI) :- It's product term (rectangle) ^{Largest} that contains power of 2 ones in the K-map.

⇒ (EPI) :- It's a PI with one or more 1's that are only included in this PI.

Example :-

$$F(x, y, z) = \sum_m (0, 1, 2, 3, 6, 7)$$




$$\begin{aligned} & \bar{x} \bar{y} \bar{z} + \bar{x} \bar{y} z + \bar{x} y z + \bar{x} y \bar{z} \\ & \bar{x} \bar{y} + \bar{x} y \\ & \bar{x} \end{aligned}$$

write down the PI?

$$PI \Rightarrow \begin{cases} \bar{x} \in PI \\ y \in PI \end{cases}$$

$$F(x, y, z) = \bar{x} + y$$


Example:- $F(A, B, C) = \sum_m (2, 6, 7) = \sum_m (0, 1, 3, 4, 5)$



$$PI \Rightarrow \begin{matrix} \bar{B} & \in PI \\ \bar{A}C & \in PI \end{matrix}$$

$$F(A, B, C) = \bar{B} + \bar{A}C$$

Example:- $F(A, B, C, D) = \sum_m (0, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$




$$PI \Rightarrow \begin{matrix} A & \in PI \checkmark \\ \bar{B}C & \in PI \checkmark \\ \bar{B}D & \in PI \checkmark \end{matrix}$$

$$F = A + \bar{B}C + \bar{B}D$$

10/7/2016

10/7/2016

Example :- $F(A,B,C,D) = \sum_m (0, 2, 3, 7, 12, 13, 14, 15)$



PI :- AB

EPI :- AB

$$\Rightarrow F(A,B,C,D) = AB + \bar{A}CD + \bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{D} + \bar{A}\bar{B}C$$

* product of sum optimization


Steps :-

- 1- Find \bar{F} and fill the map...
- 2- simplify \bar{F} as SOP...
- 3- Find F by complementing \bar{F} ...

Example 3:-

$$F(A, B, C, D) = \sum_m(0, 2, 3, 4, 5, 6, 7, 8, 9, 13)$$

(a) Find the SOP expression of F .



EP I:

$\bar{A}B$	X
$\bar{A}C$	✓
$\bar{A}\bar{D}$	X
$B\bar{C}D$	X
$A\bar{C}D$	X
$A\bar{B}\bar{C}$	X
$B\bar{C}D$	X

$$F(A, B, C, D) = \bar{A}C + \bar{A}\bar{D} + B\bar{C}D + A\bar{B}\bar{C}$$

(b) Find the (POS) expression of f

$$\bar{F} = \sum_m(1, 10, 11, 12, 14, 15)$$




$$\bar{F}(A, B, C, D) = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D$$

$$F = \bar{\bar{F}} = \overline{\bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D}$$

By De Morgan's law

$$= (A+B+C+\bar{D}) \cdot (\bar{A}+\bar{B}+D) \cdot (\bar{A}+\bar{C})$$

Logic Diagram



* Don't care condition :-

⇒ For some functions, some the Input combination might not occur or the output for some Input values is not used...

⇒ in such cases the output could specified as '0' or '1'...


⇒ This is called 'Don't care' condition and is denoted by 'X'...

Example:- Determine the logic expression for a logic circuit that accepts a BCD number and outputs '1' if the Input BCD value is greater than 4.



11/7/2016

	B_3	B_2	B_1	B_0	F
B ₃	0	0	0	0	0
	0	0	0	1	0
	0	0	1	0	0
	0	0	1	1	0
B ₂	0	1	0	0	0
	0	1	0	1	1
	0	1	1	0	1
	0	1	1	1	1
B ₁	1	0	0	0	1
	1	0	0	1	1
	1	0	1	0	X
	1	0	1	1	X
B ₀	1	1	0	0	X
	1	1	0	1	X
	1	1	1	0	X
	1	1	1	1	X



→ assuming all x's to 1 zeros.

$$F(B_3, B_2, B_1, B_0) = B_3 \bar{B}_2 \bar{B}_1 + \bar{B}_3 B_2 B_1 + \bar{B}_3 B_2 B_0$$

assuming all x's to be 1's

$$F = B_3 + B_2 B_1 + B_2 B_0$$

Note:- when simplifying the functions, we don't need to cover all the don't care

* Pos of F??

		B ₁				
		1	1	1	1	
		1				B ₂
B ₃		X	X	X	X	
				X	X	
		B ₀				

$$\bar{F} = \bar{B}_3 \bar{B}_2 + \left(B_2 \bar{B}_1 \bar{B}_0 + \bar{B}_3 \bar{B}_1 \bar{B}_0 \right)$$

$$F = \bar{\bar{F}}$$

Example:- simplify $F(A, B, C) = \sum_m(0, 1, 5) + \sum_d(4, 6)$
0's Don't care

as SOP


		B			
		0	0	1	1
A		X	0	1	X
		C			

$$F = B \quad / \quad \bar{F} = \bar{B}$$

2.5 other types of gates :-

- Buffer
- Tri-state Buffer
- NAND
- NOR
- XOR
- XNOR

QUANTUM = QUANTUM



X	Y	X
1	0	0
1	1	0
0	0	1
0	1	1

* Buffer




x	y
0	0
1	1


$y = x$

It's used for two purposes :-

- 1 signal amplification ...




2 Isolation and protection :-



* NAND gate

* NAND = NOT-AND




x	y	z
0	0	1
0	1	1
1	0	1
1	1	0


and gate

$$Z = \overline{x \cdot y} = \overline{x} + \overline{y}$$

3-input NAND




⇒ The NAND gate is a universal gate




$$y = \overline{x}$$

$$y = \overline{x \cdot x} = \overline{x}$$



$$z = x \cdot y$$

$$z = \overline{\overline{x \cdot y}} = x \cdot y$$




$$z = x + y$$

$$z = \overline{\overline{x} \cdot \overline{y}} = \overline{\overline{x}} + \overline{\overline{y}} = x + y$$

* NOR gate \equiv NOT-OR



OR-ji gate




x	y
0	0
0	1
1	0
1	1

1
0
0
0

$$z = \overline{x + y} = \overline{x} \cdot \overline{y}$$




* The NOR gate is a universal gate



$$y = \overline{x}$$

$$y = \overline{x + x} = \overline{x}$$




$z = x + y$

$z = \overline{x + y}$




$z = x \cdot y$

$z = \overline{\overline{x + y}}$
 $= \overline{\overline{x} \cdot \overline{y}} = x \cdot y$



Tri-state Buffer :-




output is initially disconnected internally
 High impedance (Resistance)

Disabled



Enabled

E	x	y
0	0	Z
0	1	Z
1	0	0
1	1	1

$\rightarrow y = x$



في الطريقة ملكات



* XOR gate

⇒ Exclusive - OR

$$Z = X \oplus y$$

	y	
	0	1
x	1	0

$$Z = X \oplus y = X\bar{y} + \bar{X}y$$

x	y	Z
0	0	0
0	1	1
1	0	1
1	1	0

لدينا ١٠ حالات


①

لا يوجد 0 في

١ = 0 + 1 = 1

والنتيجة

النتيجة (1)



XOR

* Properties :-

$x \oplus 0 = x \Rightarrow x \cdot \bar{0} + \bar{x} \cdot 0 \Rightarrow$ سویچ

$x \oplus 1 = \bar{x}$

$x \oplus x = 0$

$x \oplus \bar{x} = 1$

$x \oplus y = y \oplus x$ Commutative

$x \oplus y \oplus z = (x \oplus y) \oplus z = x \oplus (y \oplus z)$ Associative

$$x \oplus y \oplus z = (xy\bar{z} + \bar{x}y\bar{z}) \oplus z$$

$$= (xy\bar{z} + \bar{x}y\bar{z}) \bar{z} + (\overline{xy\bar{z} + \bar{x}y\bar{z}}) z$$


$$= xy\bar{z}\bar{z} + \bar{x}y\bar{z}\bar{z} + (\overline{\bar{x}y\bar{z}})(\overline{\bar{x}y\bar{z}})z$$

$$= xy\bar{z}\bar{z} + \bar{x}y\bar{z}\bar{z} + (\bar{x} + y)(x + \bar{y})z$$

$$= xy\bar{z}\bar{z} + \bar{x}y\bar{z}\bar{z} + \bar{x}y\bar{z}z + xy\bar{z}z$$



$$= m_4 + m_2 + m_1 + m_7$$

$$= \sum_m (1, 2, 4, 7)$$




\Rightarrow XOR \Rightarrow odd function

\Rightarrow Even parity generator



		1		1
1			1	
		1		1
1			1	



F = x + y + z + w

$w \oplus y \oplus x \oplus z$


* XNOR gate

Exclusive-not-OR

x	y	z
0	0	1
0	1	0
1	0	0
1	1	1

← NOR gate

2-input si result 1 equal



$$z = x \odot y = \overline{x \oplus y} = \overline{x\bar{y} + \bar{x}y} = xy + \bar{x}\bar{y}$$

properties

$x \odot 0 = \bar{x}$

$x \odot 1 = x$

$x \odot x = 1$

$x \odot \bar{x} = 0$


$x \odot y = y \odot x$

not Associative

8/10/18


12/7/2016

XNOR \rightarrow even function
 \rightarrow odd parity generator






$$X \odot Y \odot Z$$

XNOR \rightarrow even function
 \rightarrow odd parity generator



Example 1 - Implement a 2-input AND gate using Tri-state buffers and invertors only.






class optimization
wire it

CH. 3 Combinational Logic Design :-

3.1 Design procedure



$$OUT_j = f(IN_0, IN_1, \dots, IN_{K-1})$$

* output depends only on Input value...

Design steps :-

1. Specification \Rightarrow specify and describe the operation of the circuit.
2. Formulation \Rightarrow derive an initial logic expression or the T.T
3. Optimization \Rightarrow Determine the simplified SOP or POS expression using K-maps

13/7/2016

4-Technology mapping \Rightarrow Draw the Logic Diagram using AOI, NOR, NAND gates.

5-Verification \Rightarrow verify the design By considering different input values manually or using Simulators

Example 1 - Design a 3-input majority circuit. \rightarrow specification

\Rightarrow the number of Inputs = 3 x_2, x_1, x_0


Outputs = 1

$F = 1$ when the Input has more 1s than 0s.


②

x_2	x_1	x_0	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Handwritten notes in red:
- "0 0 1" row: $\bar{x}_2 \bar{x}_1 x_0$
- "0 1 0" row: $\bar{x}_2 x_1 \bar{x}_0$
- "1 0 1" row: $x_2 \bar{x}_1 x_0$
- "1 1 0" row: $x_2 x_1 \bar{x}_0$
- "1 1 1" row: $x_2 x_1 x_0$




$$F(x_2, x_1, x_0) = x_2 x_0 + x_2 x_1 + x_1 x_0$$



5. Verify the Design...

Example :- Design a CLC that convert a 4-digit BCD number into Excess 3 code \Rightarrow $BCD + 3$



Input = 4 # output = 4


$$\{F_3, F_2, F_1, F_0\} = \{A, B, C, D\} + 3$$

②


A	B	C	D	F ₃	F ₂	F ₁	F ₀
0	0	0	0	0	0	1	1
0	0	0	1	0	0	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	0	1	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	1	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

13/7/2016


③ $F_3 \rightarrow F_3(A, B, C, D) = A + BD + BC$



$F_2 \rightarrow F_2(A, B, C, D) = B\bar{C}\bar{D} + \bar{B}D + \bar{B}C$




F_1



$F_1(A, B, C, D) = \bar{C}\bar{D} + CD = C\odot D$





F_0



$F_0 = \bar{D}$

④

A B C D






Example :- Design a circuit that compares two 2-bit binary number A & B and outputs two signals, o_1 & o_0 such that :-

- $o_1, o_0 = \begin{cases} 00 & ; A = B \text{ and both are even} \\ 01 & ; A < B \\ 10 & ; A > B \\ 11 & ; A = B \text{ and both are odd} \end{cases}$

inputs = 4 $\begin{matrix} A & B \\ \overline{A_1, A_0} & \overline{B_1, B_0} \end{matrix}$

outputs = 2 o_1, o_0

A_1, A_0	B_1	B_0	o_1	o_0
00	0	0	0	0
00	0	1	0	1
00	1	0	0	1
00	1	1	0	1
01	0	0	1	0
01	0	1	1	1
01	1	0	0	1
01	1	1	0	1
10	0	0	1	0
10	0	1	1	0
10	1	0	0	0
10	1	1	0	1
11	0	0	1	0
11	0	1	1	0
11	1	0	1	1
11	1	1	1	1



$P = a \oplus b$

$C = a \cdot b$

$S = a \oplus b \oplus c$



3.2 Technology Mapping

How to realize/ implement a logic circuit using NAND or NOR gates only ?!

* How to convert a logic circuit implemented using AOI to ~~an~~ NAND or NOR implementation ?!

Steps:- given an AOI Logic Diagram



① Replace AOI gates by their NAND or NOR equivalent






② Repeat the following ~~until~~ until there is no inverter at most in each branch.

→ push inverters through fan point-out points.

→ cancel inverter pairs





17/7/2016



17/7/2016

Example 3-



17/7/2016

3.3 Combinational Function Blocks

These are the circuits that implement useful and common functions.


* Examples: - Decoder, Encoder, Multiplexor, Demultiplexor.

(A) Preliminaries:-

→ Rudimentary Logic Functions → function of one variable

→ $F(x) = 0$ } value fixing
 $F(x) = 1$ }
 $F(x) = x$ } Transferring
 $F(x) = \bar{x}$ } Inverting


→ Buses → group of wires




* Enabling circuits:-

→ circuits that allow the output input to pass through to the output.


→ using Tri-state buffer



→ using and gate



→ using OR gate




(B) Decoder :- (line decoders)

* A decoder is a circuit that converts an n-bit input (code) to m-bit output such that :-


- (a) the relation $n \leq m \leq 2^n$ is satisfied...
- (b) only one of the m outputs is active for any possible input (0 or 1)

(c) The active output is the one whose number / table is the decimal value of the binary input.



17/7/2016


★ Design of a 1-to-2 decoder



A	D ₁	D ₀
0	0	1
1	1	0


$$D_0(A) = \bar{A}$$

$$D_1(A) = A$$



1-to-2

★ Design of a 2-to-4 decoder




A ₁	A ₀	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$$D_0(A_1, A_2) = \bar{A}_1 \bar{A}_0 = m_0$$



$$D_1(A_1, A_2) = \bar{A}_1 A_0 = m_1$$

$$D_2(A_1, A_2) = A_1 \bar{A}_0 = m_2$$

$$D_3(A_1, A_2) = A_1 A_0 = m_3$$



* Design 3-to-8 decoder




$$D_0 = m_0 = \bar{A}_2 \bar{A}_1 \bar{A}_0$$


$$D_1 = m_1 = \bar{A}_2 \bar{A}_1 A_0$$

$$D_2 = m_2 = \bar{A}_2 A_1 \bar{A}_0$$

⋮


$$D_7 = m_7 = A_2 A_1 A_0$$






n-to-m decoder
 n-to-2 decoder
 n-input AND gate

Decoders with Enable :-



* Can be used to build bigger decoders
 Example :- assume that you have as many 1-to-2 and 2-to-4 decoders with enable, Build 3-to-8 decoders

3-to-8 decoder



	A ₂	A ₁	A ₀
Dec-1	0	0	0
	0	0	1
	0	1	0
	0	1	1
Dec-2	1	0	0
	1	0	1
	1	1	0
	1	1	1

دیکریٹنگ آؤٹ پٹ E کی تمام ڈیٹا دیکریٹ ہو گی

D₁ دیکریٹ ہو گی !!


Handwritten notes at the bottom of the page, including the text "Scanned by CamScanner" at the very bottom.

active low


داتا ایسی 000
 کتا باغیا کتا
Zero

نہی سکتا اس کو 00000000

صل ہم کرتے ہیں



نہی سکتا
 داتا
 کتا
 active
 Low
 کتا
 پیو
 کتا
 کتا
 کتا



12/7/2016

Implementing logic functions using decoders

→ the decoder can be considered as a minterm generator, i.e. each of the outputs is basically one of the possible minterms.


⇒ Thus, we can implement a n -variable function using n -to- m decoder and K -input of gate where K is the number of minterms in the function, by ORing the corresponding decoder's outputs.

Example 1-

$$F(A, B, C) = \sum_m(1, 4, 5)$$

$K=3 \Rightarrow$ 3 input OR


3 variables \Rightarrow 3-to-8



$$\Rightarrow \text{Example 2:- } F(A, B, C, D) = \bar{\Pi}_m(4, 8, 12)$$

$$= \sum_m(0, 1, 2, 3, 5, 6, 7, 9, 10, 11, 13, 14, 15)$$

→ row, col




4 variables \Rightarrow 4-to-16 decoder
 13 minterms \Rightarrow 13-input OR

Note:- $m_0 = \bar{A}\bar{B}\bar{C}\bar{D} \leftarrow m_0 = \bar{M}_0$
 $M_0 = A+B+C+D$

$m_2 = \bar{M}_2$ OR $\bar{m}_2 = M_2$

Example :-




Encoder


* is a combinational Logic circuit with m inputs and n outputs such that :-

a) The relation $m \geq n \geq \log_2 m$ holds. ← Decoder $n \geq m$

b) the output value is basically the bit position of the single '1' is the input.




* 2-to-1 encoder






D_1	D_0	A
0	0	x
0	1	0
1	0	1
1	1	x

$A = m_1 = D_1 \bar{D}_0$




* Assuming the output to 'x' for invalid input & defining an additional output V to indicate whether the input is valid or not

D_1	D_0	A	V
0	0	x	0
0	1	0	1
1	0	1	1
1	1	x	0



* 4-to-2 encoder




$\rightarrow A_1 = m_4 + m_5 = \bar{D}_3 D_2 \bar{D}_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$


$A_0 = m_2 + m_3 = \bar{D}_3 \bar{D}_2 D_1 \bar{D}_0 + D_3 \bar{D}_2 \bar{D}_1 \bar{D}_0$

OR From T.T. directly

$A_1 = D_2 + D_3$

$A_0 = D_1 + D_3$





* priority encoders :-

They can deal with Input combination with more than 1. The output is basically the highest or the lowest bit position having a 1




high priority encoder
low priority encoder

* 4-to-2 high priority encoder :-

D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
0	0	0	0	x	x	0
0	0	0	1	0	0	1
0	0	1	0	0	1	1
0	0	1	1	1	0	1
1	x	x	x	1	1	1

بفوق
نصف دائرة
دائرة على
بسط واحد

بفوق
نصف دائرة
بسط واحد



→ $A_1 = D_3 + D_2$

→ $A_0 = D_3 + \overline{D_2}D_1$

→ $V = D_3 + D_2 + D_1 + D_0$

Example :- 5-to-3 high priority encoder

D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀	V
0	0	0	0	0	x	x	x	0
0	0	0	0	1	0	0	0	1
0	0	0	1	x	0	0	ϕ	1
0	0	1	x	x	0	1	0	1
0	1	x	x	x	0	1	1	1
1	x	x	x	x	1	0	0	1

$$A_2 = D_4$$


$$A_1 = \cancel{D_3 D_2 D_1} + \cancel{D_3 D_2 D_0} + \cancel{D_3 D_1 D_0} + \cancel{D_2 D_3} \quad A_1 = \bar{D}_4 D_3 + \bar{D}_4 \bar{D}_3 D_2$$

$$A_0 = D_3 \bar{D}_4 + \bar{D}_4 \bar{D}_3 \bar{D}_2 D_1$$

$$V = D_4 + D_3 + D_2 + D_1 + D_0$$

at home → { 6-to-3 high
6-to-3 low }

... encoder الى Decoder



في البداية

③ Multiplexor :- (Data selector)


→ Data Inputs

* It's a combinational logic circuit with m inputs and a single output, such that :

(a) one of the inputs is selected to appear at the output ...


(b) the selected input is specified using ... an additional set of $\lceil \log_2 m \rceil$ inputs. These inputs are called the select lines ...

* 2-to-1 Mux




S	I ₀	I ₁	out
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$$out = \begin{cases} I_0, & S=0 \\ I_1, & S=1 \end{cases}$$




$$out(S, I_0, I_1) = \bar{S}I_0 + SI_1 \quad \text{--- 2-to-1 Mux}$$



3-level circuit



2 2-Input and gate
2-Input OR gate

* 4-to-2 Mux



S_1	S_0	F
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

supise kary ←




- Homework:
- 8-to-1 Mux → 3 and gate
 - 16-to-1 Mux → 3 input OR gate
 - 3-to-8 decoder
 - 16 2-input AND
 - 16-input OR
 - 4-to-16 decoder

* Building large Muxes from smaller ones.

EX:- Build 4-to-1 Mux using 2-to-1 Muxes only



S_1	S_0	
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



Example :- Build 2-to-1 Mux using a single 4-to-1 Mux and the minimum number of 2-to-1 Muxes...



MSB

S_2	S_1	S_0	F
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	0	0	I_4
1	0	1	I_5
1	1	0	I_6
1	1	1	I_7




20/7/2016

* Multiplexer with expansion



2-to-1 Bi Max



2-to-1 Quad Max



2-to-1
Quad


* Implementing Muxes using Tri-state buffers & Decoders

2-to-1



chip is active low

Implementing Logic functions using Muxes :-




* The Multiplexer can be consider as selection OR gate.

* we can Implement a function of N variable using N -to-1 Mux. only by :-

- connecting the input variable to the select lines in order.
- value-fix the inputs of the Mux based on the minterms or maxterms of the function.

Example :- $F(w, x, y) = \sum_m (0, 1, 5, 7)$

3-Variables \rightarrow 8-to-1 Mux



⇒ However, when N increases, the size of the Mux increases dramatically...

⇒ We can reduce the cost by using an inverter...



- (a) generate the T.T and arrange input combinations in order...
- (b) use the $N-1$ input variables to partition the table into pairs of rows...
- (c) for each pair, express the function in terms of the least significant variable...
- (d) connect the $N-1$ input variables to the select lines in order...

Example :- $F(w, x, y) = \sum_m (0, 1, 4, 7)$

3-variables ⇒ 2^{3-1}

⇒ 4-to-1 Mux


w	x	y	F
0	0	0	1 $F=1$
0	0	1	1
0	1	0	0
0	1	1	0 $F=0$
1	0	0	1 $F=y$
1	0	1	0
1	1	0	0 $F=y$
1	1	1	1



No 24/7/2016


Example : $F(A, B, C, D) = \prod_M (0, 1, 2, 4, 6, 10, 12, 14, 15)$

4-variable \rightarrow 2⁴-to-1 Mux




or using an inverter 4 variables \rightarrow 8-to-1 mux.

	A	B	C	D	F
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	0
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	0
11	1	0	1	1	0
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	0



★ What if we have 4-to-1 Mux??

Group the rows based on the most significant 2-variable




Example (D) Demultiplexer (DMux)

It's a combinational logic circuit that has 1 Input and m outputs, such that ^(a) the input is routed/directed to one of the outputs.

(b) The output is specified using $\lceil \log_2 m \rceil$ select lines.


⇒ 1-to-2 Demux



S	D	O ₀	O ₁
0	0	0	0
0	1	0	1
1	0	0	0
1	1	1	0


$O_1(S, D) = S \cdot D$

$O_0(S, D) = \bar{S} \cdot D$



1-to-2 demux ≡ 1-to-2 decoder with enable

⇒ 1-to-4 Demux



Decoder الـ 4! إذا!

على الـ 2، الـ 4! الـ 2
Demux

⇒ 1-to-n demux ≡ log n-to-n decoder with enable...

Chapter 4 * Arithmetic Logic ...

4.1 Binary Arithmetic

* Addition

$$\begin{array}{r} + 0 \\ 0 \\ \hline 0 \end{array}$$

$$\begin{array}{r} + 0 \\ 1 \\ \hline 1 \end{array}$$

$$\begin{array}{r} + 1 \\ 0 \\ \hline 1 \end{array}$$

$$\begin{array}{r} + 1 \\ 1 \\ \hline 10 \end{array}$$

↳ 2

Carry = base

<p>Decimal</p> $\begin{array}{r} + 3 \\ 5 \\ \hline 8 \end{array}$	\Rightarrow	<p>Binary</p> $\begin{array}{r} 11 \\ + 01 \\ \hline 100 \end{array}$ <p>← carry</p>
		$\xrightarrow{\text{3} \cdot 2 = 6}$
		$\begin{array}{r} \\ + 01 \\ \hline 1000 \end{array}$

* Subtraction

$$\begin{array}{r} - 0 \\ 0 \\ \hline 0 \end{array}$$

$$\begin{array}{r} - 1 \\ 0 \\ \hline 1 \end{array}$$

$$\begin{array}{r} - 1 \\ 1 \\ \hline 0 \end{array}$$

$$\begin{array}{r} - 0 \\ 1 \\ \hline \downarrow \\ 0 \end{array}$$

لحماء لم انك لم الحماء ①

$$\begin{array}{r} - 1 \\ \hline 11 \end{array}$$

لم 2

$$\begin{array}{r} -3 \\ \underline{-2} \\ 1 \end{array} \text{ decimal} \Rightarrow \text{Binary} \begin{array}{r} 11 \\ \underline{-10} \\ 01 \end{array}$$

$$\begin{array}{r} -5 \\ \underline{-6} \\ -1 \end{array} \Rightarrow \text{Binary} \begin{array}{r} 101 \\ \underline{-110} \\ 111 \end{array} \Rightarrow \begin{array}{r} 110 \\ \underline{-101} \\ 001 \end{array}$$

!! 1111 ?? ← 1111 2^2 2^1 2^0 2^{-1} 2^{-2} 2^{-3} 2^{-4} 2^{-5} 2^{-6} 2^{-7} 2^{-8} 2^{-9} 2^{-10} 2^{-11} 2^{-12} 2^{-13} 2^{-14} 2^{-15} 2^{-16} 2^{-17} 2^{-18} 2^{-19} 2^{-20} 2^{-21} 2^{-22} 2^{-23} 2^{-24} 2^{-25} 2^{-26} 2^{-27} 2^{-28} 2^{-29} 2^{-30} 2^{-31}

الجزء السالب
الجزء الموجب

⇒ How to deal with the sign?!

4.2 signed numbers


⇒ we need to define a notation or approach to represent signed numbers...

⇒ we can add an extra bit for the sign

⇒ Two general approaches:-

- 1) signed magnitude
- 2) signed complement

(A) Signed-Magnitude



$$\Rightarrow \text{sign} = \begin{cases} 0, & +ve \\ 1, & -ve \end{cases}$$

→ sign bit
 0 ← +3
 1 ← -3

Example : List all 3-bit signed numbers that are represent using **SM** signed magnitude

S		M		Value
A ₂	A ₁	A ₀		
0	0	0		+0 ??
0	0	1		+2 +1
0	1	0		+2 +2
0	1	1		+3
1	0	0		-0 ??
1	0	1		-2 -1
1	1	0		-2 -2
1	1	1		-3

* problems :-

- ① Two representations for '0'
- ② Hardware Implementation more complex

Decimal	SM
+3	011
+ -3	111
<u>0</u>	<u>1010</u> +2 ??

① :- given an n-bit signed number in SM notation, what is the maximum value? what is the minimum value?

$$* \text{ max} = +(2^n - 1)$$

$$* \text{ min} = -(2^n - 1)$$

Ⓑ Signed complement...

↳ Diminished radix complement (\tilde{N})
 ↳ Radix complement (N^*)

* Diminished Radix complement

For an n -digit number N in base r , the diminished Radix complement \tilde{N} is given by :-

$$\tilde{N} = r^n - 1 - N$$

Example: - what is \tilde{N} ?

a. $(18)_{10} \rightarrow r=10, n=2$

$$\tilde{N} = 10^2 - 1 - 18 = 81 \Rightarrow N + \tilde{N} = 99$$

b. $(23)_{10} \Rightarrow \tilde{N} = 10^2 - 1 - 23 = 76 \Rightarrow N + \tilde{N} = 99$

9's complement

c. $(01)_2 \rightarrow r=2, n=2$

$$\tilde{N} = 2^2 - 1 - 1 = 2 \Rightarrow N + \tilde{N} = (11)_2$$

d. $(101)_2 \rightarrow r=2, n=3$

$$\tilde{N} = 2^3 - 1 - 5 = 2 \rightarrow N + \tilde{N} = (111)_2$$

→ 1's complement

If we assume that $r^n - 1$ is our zero, How to know whether \tilde{N} represents a negative or positive number?

solution

⇒ Add a sign digit before computing the complement

* $(18)_{10} \rightarrow \overset{\text{sign}}{\uparrow} (018)_{10}$

$\tilde{N} = 10^3 - 1 - 18 = \overset{-ve}{(981)}_{10} \rightarrow N + \tilde{N} = (999)_{10}$

* $(101)_2 \rightarrow \overset{\text{sign}}{\uparrow} (0101)_2$

$\tilde{N} = 2^4 - 1 - 5 = \overset{* -1}{(10)}_{10} = (1010)_2 \Rightarrow N + \tilde{N} = (1111)_2$

signed comp. value $(1010)_2 \rightarrow 2^4 - 1 - 10 \Rightarrow 5 = (0101)_2$ signed 1's complement.

Example: List all 3-bit signed numbers when signed 1's complement is used.

	^{sign} A_2	A_1	A_0	value
+ve	0	0	0	0
	0	0	1	1
	0	1	0	2
	0	1	1	3
-ve	1	0	0	-3
	1	0	1	-2
	1	1	0	-1
	1	1	1	-0

⇒ $\tilde{N} = 2^3 - 1 - 6 = 1 = (001)_2$

⇒ $\tilde{N} = 2^3 - 1 - 7 = 0 = (000)_2$

Problem 5:-

- ① Two zeros?!
- ② HW.

$$\begin{array}{r} +3 \\ +2 \\ \hline +1 \end{array} \xrightarrow{\text{is}} \begin{array}{r} 011 \\ 110 \\ \hline *001?? \end{array}$$

$$* \begin{array}{r} -3 \\ +2 \\ \hline -1 \end{array} \Rightarrow \begin{array}{r} 100 \\ 010 \\ \hline 0110 \checkmark \end{array}$$

* في بعض الحالات الجواب مباشرة بطرح مع انه
 احياناً بيدي ازيد ال carry
 وارجع اجمع مع الجواب
 يد طرح عننا ... !!

$$* \begin{array}{r} +3 \\ + -2 \\ \hline +1 \end{array} \Rightarrow \begin{array}{r} 011 \\ 101 \\ \hline 1000 \\ \hline 001 \end{array}$$

what is the Max value of a n-bit signed 1's complement number?! what is the minimum??

$$\begin{aligned} \text{max} &= 2^{n-1} - 1 \\ \text{min} &= - (2^{n-1} - 1) \end{aligned}$$

Shortcut :- the 1's complement of a number is obtained by flipping ~~is~~ individual bits.

$$(101110)_2 = ?? \begin{cases} \rightarrow \text{unsigned} = (46)_{10} \\ \rightarrow \text{SM} = (14)_{10} \\ \rightarrow \text{1s} = -(17)_{10} \end{cases}$$

$(0110111)_2 \rightarrow \text{unsigned} = (55)_{10}$
 $\rightarrow SM = (55)_{10} \rightarrow$ لأن الرقم موجب
 $\rightarrow 1's \text{ comp.} = (55)_{10}$
 إذا كان الرقم موجب لا نضاهه مسكناً.

* Radix complement :-

The radix complement for an n -digit number N in base r is obtained by

$$N^* = r^n - N$$

Example :- compute N^*

a. $(18)_{10} \rightarrow r=10 \quad n=2$

$$N^* = 10^2 - 18 = (82)_{10} \rightarrow 18 + 82 = \cancel{100}$$

} 10's complement

b. $(101)_2 \rightarrow r=2 \quad n=3$

$$N^* = 2^3 - 5 = 3 = (011)_2 \rightarrow N + N^* = \cancel{(1000)}_2$$

لأننا نضاهه مسكناً لأننا نضاهه مسكناً لأننا نضاهه مسكناً
 carry bit
 3 bit

} 2's complement

* How to know whether (011) is $+3$ or -5 !!

\Rightarrow add sign bit !!

→ sign
 $(0101)_2 \rightarrow r=2, n=4$

$$N^* = 16 - 5 = 11 = (1011)_2$$

$$N^* + N = (0101)_2 + (1011)_2 = (\cancel{X}0000)_2$$

→ sign

Example:- list all 3-bit numbers using signed 2's complement approach

	A ₂	A ₁	A ₀	Value	
+ve	0	0	0	+0	
	0	0	1	+1	
	0	1	0	+2	
	0	1	1	+3	
-ve	1	0	0	-4	⇒ 2 ³ - 4 = 4
	1	0	1	-3	⇒ 2 ³ - 5 = -3
	1	1	0	-2	⇒ 2 ³ - 6 = 2
	1	1	1	-1	⇒ 2 ³ - 7 = 1 = (001) ₂

* Note:- there is only 1 representation for the zero !!

$$\begin{array}{r} +3 \\ -2 \\ \hline 1 \end{array}$$

2's

$$\begin{array}{r} 011 \\ \oplus 10 \\ \hline \cancel{X}001 \end{array}$$



الجواب صحيح إذا لم يكن !!
 carry ... !!

⇒ Simpler Hw. Implementation

No. 25/7/2016

* For n-bit signed 2's comp. number

$$\max = 2^{n-1} - 1$$

$$\min = -2^{n-1}$$



* shortcuts to compute 2's comp.

$$\textcircled{1} \begin{array}{ccc} N^x & = & \tilde{N} + 1 \\ \downarrow & & \downarrow \\ \text{2's} & & \text{1's} \end{array}$$

Example: $+3 \xrightarrow{\text{2's}} \text{using 3 bits } \checkmark 011 \xrightarrow{\text{1's}} 100 \xrightarrow{+1} (101)_2 \rightarrow \textcircled{-3}$

② Scanned the number from right to left, keep all zero's and the first 1, then flip remaining bits.

$$\begin{array}{ccc} +3 & \xrightarrow{\text{2's}} & ?? \\ \downarrow & & \\ 011 & & \\ \downarrow & & \\ 101 & & \end{array} \quad \left. \begin{array}{l} \\ \\ \\ \end{array} \right\} 17$$



Ex:- Show the representation of the following numbers in SM, 1's and 2's complement assume 5 bits always.

Number	SM	1's	2's
+12	01100	01100	01100
-7	$\begin{array}{c} \text{sing} \\ 10111 \\ \hline \text{mag} \end{array}$	$00111 \rightarrow$ الموجب $11000 \rightarrow$ comp.	00111 11001
-11	11011	$01011 \rightarrow$ موجب $10100 \rightarrow$ comp.	$01011 \rightarrow$ موجب $10101 \rightarrow$ comp.
19	X	X	X
-16	X	X	X

$Max = 2^{n-1} - 1$
 $2^4 - 1 = 15$

ما يقدر اتمها

$Min = 2^{n-1}$
 $10000 \leftarrow 16$
 $10000 \rightarrow$ comp.

Note :- For any n-bit signed 2's complement number the decimal value is given by

sign

$$b_{M-1} \quad b_{M-2} \quad \dots \quad b_0 \quad b_{-1} \quad \dots \quad b_{-N}$$

$$\text{value} = \sum_{k=-N}^{M-2} 2^k \cdot b_k + (-1) \cdot 2^k \cdot b_{M-1}$$

الرقم نفسه
الذي هو
ال bit

-11

$$(10101)_2 \rightarrow 5 + (-1)^1 \cdot 2^4 \cdot 1$$

$$5 - 16 = -11$$

$$(01100)_2 \rightarrow 12 + 0 = 12$$

4.3 2's Complement Arithmetic

(A) Addition

add corresponding bits from the two numbers and ignore the carry out of the MSB

Example:- $15 + -20 \rightarrow$ 2's complement
 * لو عدد عدد bits من عدد Min لا bits Li

$$-20 \xrightarrow{+20} 010100 \xrightarrow{\times -1} 101100$$

$$15 \rightarrow 01111$$

$$\begin{array}{r} 01111 \\ + 101100 \\ \hline 111011 \end{array} \xrightarrow{2^5} (000101)_2 \rightarrow (+5)$$

الرقم نفسه
الذي هو
ال bit

6 bits من عدد

Ⓐ Subtraction :-

$$10 - 13 = 10 + (-13)$$

* To compute $M - N$ using 2's complement, compute $M + (-N)$

EX:- $10 - 13 = -3$

$$(10)_{10} \rightarrow (01010)_2$$

$$(-13)_{10} = (01101)_2 \xrightarrow{2's} (10011)_2 \xrightarrow{(-13)_{10}}$$

$$\begin{array}{r} 01010 \\ + 10011 \\ \hline 11101 = -3 \end{array}$$


Ⓑ Overflow :-



⇒ overflow occurs when the result can't be represented using the available number of bits.

⇒ How to detect overflow?!

(a) for unsigned numbers, overflow is detected when the carry out of the MSB is 1


(b) Signed numbers






مع, مع
النتيجة



⇒ الجواب طلع
موجب



لأنه إذا مع, مع موجبات منطوق
الجواب موجب لأننا نأخذ من carry =



لأننا نأخذ من carry = 1




c_{n-1}		OF	c_n	c_{n-1}	OF	
c_n			0	0	0	
				0	1	1
				1	0	1
			1	1	0	

$OF(c_n, c_{n-1}) = c_n \oplus c_{n-1}$


4.4 Arithmetic Hardware

(A) 1-bit half adder (HA)



A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$S(A,B) = A \oplus B$
 $C(A,B) = AB$



(B) 2-bit adder

⇒ Traditional approach → HW → $A_1, A_0, B_1, B_0, S_1, S_0, C$


⇒ consider 64-bit adder?!

$$\begin{array}{r}
 0101 \\
 0011 \\
 \hline
 0100
 \end{array}
 +$$


carry

No. 26/7/2016

$$\begin{array}{r} c_2 \quad c_1 \\ A_1 A_0 \\ + \\ B_1 B_0 \\ \hline c_2 s_1 s_0 \end{array}$$




2-bit adder




HW: 4-bit adder !!

OR gate is just a.k.a. of *



③ 1-bit full adder (FA)

③ 2P2u




A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$S = A \oplus B \oplus C \Rightarrow$ K-Map $\bar{a}b\bar{c} + a\bar{b}\bar{c} + a\bar{b}c + \bar{a}bc$
 $Cout = ACin + BCin + AB$



No. 26/7/2016

How about 3-bit adder built using FAs only?!



3-bit Ripple carry adder ← بکتر ایبل
HA ↘

Ripple carry adder






RCA :-

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + BC_{in} + AC_{in}$$

$T = \text{delay} \Rightarrow \text{rip } T_1$




$$6T$$

$$64 * 2T = 128T$$


D Subtractor!

$$M - N = M + (-N)$$

$$A - B = A + (C - B)$$




2's comp. ↓



طريقة الحصول على 2's Comp
من خلال (الوسايل) 1's comp
+
1
حتى نجد الحل
عملية الطرح

E Adder / subtractor



الرسالة
ناقصة
الرسالة الى
الرسالة
الرسالة



Add / sub.

إذا كانت القيمة (0) جعل عملية جمع
وإذا كانت 1 جعل عملية
طرح

No. 27/7/2016



B_x	$\overline{\text{Add/sub}}$	E
0	0	0
0	1	1
1	0	1
1	1	0

4.5 Multiplication and Division ...

$$\begin{array}{r} 0 \\ \times 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 0 \\ \times 1 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ \times 0 \\ \hline 0 \end{array} \quad \begin{array}{r} 1 \\ \times 1 \\ \hline 1 \end{array}$$

1-bit Multiplier $A-D-F$

$F = A \times B$

(A) Multiplication by power of 2

$$\begin{array}{l} \overset{6}{110} \xrightarrow{\times 2} \overset{12}{1100} \\ \overset{12}{1100} \xrightarrow{\times 2} \overset{24}{11000} \\ \overset{24}{11000} \xrightarrow{\times 2} \dots \end{array}$$

كأنك تزيج الأرقام
للشيفت لليسار
بجانب الصفر


* Multiplication By 2^n is equivalent to shifting the number n bits to the left and inserting zeros from the right.

(B) Division By power of 2



$$\begin{array}{l} 11000 \xrightarrow{\div 2} 01100 \\ 1100 \xrightarrow{\div 2} 00110 \\ 110 \xrightarrow{\div 2} 00011 \\ 11 \xrightarrow{\div 2} 00001 \end{array}$$

5 bit لليسار

for unsigned numbers, division by 2^n is equivalent to shifting the number by n bits to the right and inserting zeros from the left.





← لم يبدى اختلافاً للرمز أثناء عملية الإزاحة



مثال





⇒ for signed numbers, division by 2^n is equivalent to shifting the number to the right by n bits and replicating the sign.



© Multiplication By constant :-

$B \times 101$

$B: \{B_3, B_2, B_1, B_0\}$ → 4 bits (HW)



$$\begin{array}{cccc} B_3 & B_2 & B_1 & B_0 \\ \hline 1 & 1 & 0 & 1 \end{array} X \rightarrow \text{HW}$$

4.6 Data width extension

* Hardware units have fixed size for their inputs.

* However, the operands size might be smaller than the size of the input?!

* This implies that the size of the operands should be extended to ~~match~~ match the size of the input.

How!!

* Two cases :-

① zero extension

$$\begin{array}{c} \overline{0100} \\ \hline \overline{0000} \mid \overline{0100} \end{array}$$

This works perfectly with unsigned numbers.

② sign extension

$$\begin{array}{c} \overline{1010} \equiv -6 \\ \hline \overline{0000} \mid \overline{1010} \quad + 10 \text{ zero ext. } \times \\ \hline \overline{1111} \mid \overline{1010} \quad \underline{-6} \end{array}$$

ch. 5 Sequential circuits

5.1 Introduction

Digital logic circuits \rightarrow combinational logic circuit
 \rightarrow sequential logic circuit


* combinational logic circuits



$$y_k = f_x(x_0, \dots, x_{n-1})$$

At any instant of time, the output is function of the current input only.

\Rightarrow Sequential logic circuits
 S.L.C



$Q_i^+ \rightarrow Q_i(t+1)$
 $Q_i \rightarrow Q_i(t)$
 مجرد طريقة للتعبير

The output of S.L.C. is a function of the current input in addition to value stored in the state element.

No. 31/7/2016

$$y_k = f_k(x_0, \dots, x_{n-1}, \underbrace{q_0, \dots, q_{l-1}}_{\text{present state}})$$


$$q_i^+ = f(x_0, \dots, x_{n-1}, q_0, \dots, q_{l-1})$$

* sequential circuits :-

↳ Synchronous \rightarrow *not in*
↳ Asynchronous


* synchronous sequential circuits :-

\rightarrow the operation of the circuit in terms of changing the outputs (y_k) and the present state (q_i) is synchronized with a clock. (time) (special events)



\rightarrow So, ~~not~~ y_k and q_i are allowed to change during ~~at~~ some time

s.l.c



No 31/7/2016

⇒ simpler to analyze and design...

⇒ slower !!

* Asynchronous sequential circuits

⇒ No clock !!

⇒ the stored value (Q_i) is allowed to change at any time ...

⇒ Faster !!

⇒ But more complex to analyze and design...

5.2 Storage Elements ...

* A storage element is a ^{logic} circuit that can store 1 bit and modify its value ...

* The operations that can be performed

⇒ No change (Hold) $Q(t+1) = Q(t)$ ← بعض الذاكرة

⇒ Clear (Reset) $Q(t+1) = 0$ ⇒ بقية النظرية القوية

⇒ Set $Q(t+1) = 1$


⇒ complement $Q(t+1) = \overline{Q(t)}$

A) Latches :-

→ Storage element that can store one bit indefinitely as long as power is applied...

→ It has inputs to specify and modify the stored value...

1.) cross-coupled NOR gate latch ...




time	S	R	Q(t)	Q-bar(t)	
t ₀	X	X	X	X	
t ₁	1	0	1	0	No change Hold
t ₂	0	0	1	0	
t ₃	0	1	0	1	→ reset
t ₄	0	0	0	1	No change (Hold)
t ₅	1	1	0	0	→ ?? undefined state.

not allowed X

0, 0 → No change
 1, 0 → set
 0, 1 → reset


SR Latch \Rightarrow graphical simple



مكافئة للرسمه على الحلف


S	R	Q(t)	Q(t) \rightarrow Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0 \rightarrow Reset
0	1	1	0 \rightarrow Reset
1	0	0	1 \rightarrow set
1	0	1	1
1	1	0	X \rightarrow undefined
1	1	1	X \rightarrow undefined

Q(t+1)




$$Q(t+1) = S\bar{R} + \bar{R}Q(t)$$

2. Cross couple NAND gates ($\bar{S}\bar{R}$ Latch)



	S	R	Q	Q̄	
t ₀	x	x	x	x	
t ₁	0	1	1	0	⇒ set
t ₂	1	1	1	0	⇒ Hold
t ₃	1	0	0	1	⇒ Reset
t ₄	1	1	0	1	⇒ Hold
t ₅	0	0	1	1	⇒ undefined




* SR latch with active low input

* $\bar{S}\bar{R}$ latch


$Q(t+1) = Q^+ ??$

S	R	Q	Q ⁺
0	0	0	undefined
0	0	1	undefined
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1



$$Q^+ = QR + \bar{S}R$$

3. D-Latch




$\left. \begin{matrix} S = \bar{D} \\ R = D \end{matrix} \right\} \begin{matrix} \text{كل } 0 \text{ الطريقة بغيره } \\ \text{او } 1 \text{ (zero) } \end{matrix}$

$D = 0 \Rightarrow S = 1 \Rightarrow Q = 0$
 $R = 0$

$D = 1 \Rightarrow S = 0 \Rightarrow Q = 1$
 $R = 1$

$$Q^+ = Q(t+1) = D$$



D	Q	Q^+
0	0	0
0	1	0
1	0	1
1	1	1


B. clocked Latches :

* All the latches we discussed previously are Asynchronous is the ~~same~~ case that they are allowed to change the stored value as soon as the input changes.

a: clock


* However it's desirable sometime to change the state (stored value) at some time.

1. clocked SR Latch




clock = 0 $\Rightarrow S^* = R^* = 1 \Rightarrow Q^+ = Q \rightarrow$ no change
 clock = 1 $\Rightarrow S^* = S, R^* = R \Rightarrow$ ~~Q~~ normal SR latch

Example :




2. clocked D-latch




$$C = 0 \rightarrow S^* = R^* = 1 \Rightarrow Q^+ = Q$$

$$C = 1 \Rightarrow \begin{matrix} S^* = \bar{D} \\ R^* = D \end{matrix} \Rightarrow \text{Normal operation} \\ \Rightarrow Q^+ = D$$



+ve pulse triggered D-latch



-ve pulse triggered D-latch

Example :-




C. Flip-Flops 8-

* Storage elements that are allowed to change the stored value at specific time only.




* Implementation :-

- ① Master-slave
- ② Edge-triggered



No. 1/8/2016

Example : given a (-ve) edge triggered SR FF
complete the diagram.



No 2/8/2016

Storage elements :-



Latches

(SR, $\bar{S}\bar{R}$, D)

Asynch. (allowed to change the stored value at any instant of time).



clocked Latches

(SR, D)



synch (clock input)

The change in the stored value is allowed during +ve pulse and -ve pulse of the clock.




Flip flops ⇒ synch.

(SR, D)

(The change of the stored value is allowed at  or  of clock).

5.3 More on FFs :-

1. SR FF



S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	x x x

* characteristic table


	Q ⁺		R	
S	1	1		

$$Q(t+1) = Q^+ = S\bar{R} + Q(t)\bar{R}$$

The excitation table for the SR FF is :-

Q(t)	Q(t+1)	S	R	0 to 1 is set 1 to 0 is reset	Hold L set L reset
0	0	0	(X)		
0	1	1	0		
1	0	0	1		
1	1	x	0		

2. D FF




D	Q(t+1)
0	0
1	1

character table char.

Q(t)	Q(t+1)	D
0	0	0
0	1	1
1	0	0
1	1	1


3. JK FF



J	K	Q ⁺	⇒ char. Table
0	0	Q	
0	1	0	
1	0	1	
1	1	Q ⁺	

complement / toggle S

J	K	Q	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0




~~Q(t+1) = JK + JQ + KQ~~
 $Q(t+1) = J\bar{Q} + KQ$

* Excitation :-

Q	Q ⁺	T	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

4. T FF

Toggle



T	Q ⁺
0	Q → Hold
1	\bar{Q} → Toggle

Char. Table

T	Q	Q ⁺
0	0	0
0	1	1
1	0	1
1	1	0



$$Q^+ = T \oplus Q$$

5.4 FFs with direct inputs :-

* Some time we need to change the stored value in the FF without waiting for the edges.

⇒ In other words, we want to change the stored value as soon as possible.


* The direct Inputs are additional FF inputs that can reset or set the FF irrespective of the clock.



no 213/2016

5.5 Analysis of synch. seq. circuits.

* Given a sequential circuit we want to ~~start~~ determine the behavior of the circuit overtime with respect to any change in the input and the present state (stored value)...



* similar to combinational logic circuits, sequential circuits can be described by a table that is called state table ...

* the state table has two sections; input and output
* The input section lists all possible combinations of the external inputs and the present state.
* The output section lists the outputs value and the next state for each possible combination in the input section


* For a circuit with N external inputs, M k -input FF and L outputs, the size of the state table

is :-

$$2^{N+M} * (L + M + \underbrace{N+M}_{\text{عدد الأجزاء في ال Input}} + \underbrace{M \times K}_{\text{عدد الأجزاء في ال Output}})$$

* The sequential circuit can also be described by a state diagram, which is a graphical representation of the state table such that:-

- a) Each possible state is represented by a circle...
- b) The transition between states is represented by an arrow




That is labeled by the input value that caused the transition.

- c) The outputs are placed on the arrow if the circuit is Mealy machine or inside the circles if it's a Moore machine...


Mealy → outputs are function of input and ps

Moore → = = = = ps only.



2/8/2016

Example 1 - Derive the state table and diagram for the following circuit.



$N=2 \rightarrow w \text{ and } x$
 (1) FF $\Rightarrow M=1 \Rightarrow 2 \text{ states}$
 $l=1 \rightarrow y(t)$
 $K=1$


$\Rightarrow 2^{N+M} = 2^{2+1} = 8$
 $(M+N+M+l+K*M) = 1+2+1+1+1*1 = 6$
 $\Rightarrow 2 * 6 = 12$

external inputs			D	Ns Q(t+1)	output y(t)
w	x	ps Q			
0	0	0	1	1	1
0	0	1	0	0	0
0	1	0	1	1	1
0	1	1	0	0	0
1	0	0	1	1	1
1	0	1	0	0	0
1	1	0	1	1	1
1	1	1	1	0	0

FF Input equation
 $D = w \cdot x + \overline{Q(t)}$
 $y(t) = \overline{Q(t)} \Rightarrow$ Moore
 FF output equation.


2/8/2016

No.



Input
مقدار 2 بیت از هر state

Exampler- Determine the state table and diagram for the following circuit



- # inputs = 1 $\Rightarrow N=1 \Rightarrow x$
- # FF = 1 $\Rightarrow M=1 \Rightarrow Q$ (state) (two states)
- # output = 1 $\Rightarrow L=1 \Rightarrow y$
- FF type is D $\Rightarrow K=1$


$$2^{(N+M)} * (N+M+L+M+M*K)$$

$$2^2 * (1+1+1+1+1) = 4 * 5$$


PS Q	Input x	D	NS Q ⁺	output y
0	0	0	0	0
0	1	1	1	1
1	0	0	0	1
1	1	0	0	1

$$Q^+ = D$$

FF Input equation
 $D = x \cdot \bar{Q}(t)$
 output
 $y = x + Q(t)$
 Mealy



Example :- Determine the state table and diagram for the following circuit.



$N = 2 \Rightarrow x, y$
 $M = 1 \Rightarrow Q, 2 \text{ states}$
 $K = 2$
 $L = 1 \Rightarrow z(t)$

$$2^3 * (2 + 1 + 1 + 1) + 2 * 1$$

$$8 * 7$$

No 3/8/2016

PS	IN		J	K	NS		OUT
	x	y			ϕ^+	z	
0	0	0	0	1	0	1	
0	0	1	0	0	0	0	
0	1	0	1	1	1	0	
0	1	1	1	0	1	0	
1	0	0	1	0	1	0	
1	0	1	1	1	0	0	
1	1	0	1	0	1	0	
1	1	1	1	1	0	0	

FF input equation.

$$J = x + \phi(t)$$


$$K = y \oplus \overline{\phi(t)}$$

OUT


$$z(t) = \overline{\phi(t) + y}$$

Mealy

J	K	ϕ^+
0	0	ϕ
0	1	0
1	0	1
1	1	$\overline{\phi}$



Example!:-



$$N=1 \Rightarrow X$$

$$M=2 \Rightarrow Q_0, Q_1 \Rightarrow 4 \text{ states}$$

$$l=1 \Rightarrow$$

$$K_0=2$$

$$K_1=1$$

$$2^3 (1 + 2 + 1 + 2 + 2*1 + 1*1)$$

$$8 * 9$$

No. 3/8/2016


PS		IN	FF ₀		FF ₁	NS		out
φ ₁	φ ₀	X	S	R	T	φ ₁ ⁺	φ ₀ ⁺	Z
0	0	0	0	1	1	1	0	0
0	0	1	0	1	0	0	0	0
0	1	0	0	1	1	1	0	1
0	1	1	1	0	0	0	1	1
1	0	0	0	1	0	1	0	1
1	0	1	0	1	1	0	0	1
1	1	0	0	1	0	1	0	1
1	1	1	1	0	1	0	1	1

$S = \phi_0(t) \cdot X$
 $R = \bar{S}$
 $T = X \oplus \phi_1(t)$


$Z = \bar{\phi}_0 \cdot \bar{\phi}_1 = \phi_0 + \phi_1$
More

S	R	φ
0	0	φ
0	1	0
1	0	1
1	1	xx

T	φ ⁺
0	φ
1	$\bar{\phi}$



Example 2-



$N = 1 \Rightarrow X$

$M = 2, \varphi_0 \varphi_1$

$FF = 2 \Rightarrow 4 \text{ states}$

	P.S		I.N	FF ₁		FF ₀		N.S = output	
	φ_1	φ_0		J ₁	K ₁	J ₀	K ₀	φ_1^+	φ_0^+
①	0	0	0	0	1	0	0	0	0
	0	0	1	0	1	0	0	0	0
②	0	1	0	1	0	0	0	1	0
	0	1	1	1	0	1	0	1	1
③	1	0	0	0	1	0	0	0	0
	1	0	1	0	1	0	1	0	0
④	1	1	0	1	0	0	0	1	0
	1	1	1	1	0	1	1	1	0



$J_0 = X \cdot \varphi_0$

$K_0 = X \cdot \varphi_1$

$J_1 = \varphi_0$

$K_1 = \overline{\varphi_0}$

J	K	φ^+
0	0	φ
0	1	0
1	0	1
1	1	$\overline{\varphi}$



طاي الرسمة
 لوفقا الصورة
 ١١
 ١١



No. 3/8/2016

what if we want the circuit to exit state 00 as soon as possible !! without modifying the design!!

⇒ Make one of the direct inputs, such that the circuit goes to some other state Asynch.

is this any 0045?

ex. external inputs S.C. ال



$N=0$ No external inputs
 $L=1$ $y(t)$
 $M=3 \rightarrow 2^3=8$ states
 $K=1 \rightarrow T, FF.$

F.F. equations


$$\begin{aligned}
 T_2 &= \bar{Q}_1 \\
 T_1 &= Q_0 \\
 T_0 &= \bar{Q}_2 \\
 y(t) &= Q_2 \oplus Q_1 \oplus Q_0 \rightarrow
 \end{aligned}$$

Moore

if you want the
 state 110 to the
 state 001

⇒ State table.

	Present S			Next S			External output
	Q_2	Q_1	Q_0	T_2	T_1	T_0	Q_2^+ Q_1^+ Q_0^+ $y(t)$
000	0	0	0	1	0	1	1 0 1 0
001	0	0	1	1	1	1	1 1 0 1
010	0	1	0	0	0	1	0 1 1 1
011	0	1	1	0	1	1	0 0 0 0
100	1	0	0	1	0	0	0 0 0 0
101	1	0	1	1	1	0	0 1 1 0
110	1	1	0	0	0	0	1 1 0 0
111	1	1	1	0	1	0	1 0 1 1




5.6 Design of sequential circuits.

steps:-


- ① Specification / problem statement.
- ② Formulation → Derive state diagram or table

- ③ State assignment.
- ④ Determine FF input equations.
- ⑤ Determine output equations.
- ⑥ Optimization
- ⑦ Verification.



ex. design the sequential circuit that is given by the following state diagram.

- ① using D-FF
- ② using T-FF



$$N=1 \rightarrow X$$

$$L=1 \rightarrow Z(t)$$

$$M=1$$

↓

$$M = \log_2 \# \text{states}$$

$$2$$

Solution

⇒ State table

PS $Q(t)$	Input X	N.S $Q(t+1)$	Out $Z(t)$	D	T
00	0	0	0	0	0
00	1	1	0	1	1
11	0	0	0	0	1
10	1	1	1	1	0
10	0	1	0	1	0
01	0	0	0	0	0
01	1	1	0	1	1
11	1	0	1	0	0


State diagram



Q	Q^+	D
0	0	0
0	1	1
1	0	0
1	1	1

Q	Q^+	T
0	0	0
0	1	1
1	0	1
1	1	0

① using D-FF




D	X
0	0
0	1
1	0
1	1

$D = X$

Q	X
0	0
0	1
1	0
1	1

$Z(t) = Q \cdot X$

② using T-FF



T	X
0	0
0	1
1	0
1	1

$T = Q \oplus X$

ex Design the following sequential circuit using

JK F.F. two

	P.S		IN	N.S		OUT	JK	
	A	B		X	A ⁺		B ⁺	J _A K _A
00	0	0	0	0	0	0	X	0 X
	0	0	1	0	1	0	1	0 X
01	0	1	0	0	1	0	X	X 0
	0	1	1	1	0	1	X	X 1
10	1	0	0	1	0	1	0	0 X
	1	0	1	1	1	1	0	1 X
11	1	1	0	1	1	1	0	X 0
	1	1	1	0	0	1	1	X 1

excitation in table

N=1 (X)


L=1 (y(t))

M=2 = $\lceil \log_2 4 \rceil = 2 \text{ FF} \rightarrow A, B$


excitation table for JK F.F

Q(t)	Q ⁺ (t)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0







6




$$y(t) = A + X$$




$$J_A = B(t) \cdot X$$



$$K_A = B(t) \cdot X$$




$$J_B = X$$




$$K_B = X$$

3-bit

* Example:- Design a serial / sequential 2's complementer




we need to remember whether the 1st one has arrived !!




two states \Rightarrow 1 FF \Rightarrow C

Q	X	Q^+	Y	T
A 0	0	A 0	0	0
A 0	1	B 1	1	1
B 1	0	B 1	1	0
B 1	1	B 1	0	0





$$T = \bar{Q} \cdot X$$




$$Y = Q \oplus X$$




Example 1 - Design a serial adder



2 input $\rightarrow x, y$
 2 states \Rightarrow IFF
 1 output $\Rightarrow z$

	ϕ	x	y	ϕ^+	z	J	K
A	0	0	0	0	0	0	x
	0	0	1	0	1	0	x
	0	1	0	0	1	0	x
	0	1	1	1	0	1	x
B	1	0	0	0	1	x	1
	1	0	1	1	0	x	0
	1	1	0	1	0	x	0
	1	1	1	1	1	x	0





5.7 Counters :-

It's a sequential (synch. / Asynch.) circuit that goes into a certain counting order.

Ex:- Design a counter that goes through the following counting order.


1, 2, 0, 3, 1, 2, 0, 3, 1, 2, 0, 3, ...

states. = 4 \Rightarrow 2 FFs

D FF \Rightarrow ϕ_1, ϕ_0

Inputs \Rightarrow No Input


outputs \Rightarrow ϕ_1, ϕ_0



PS		NS = out		D ₁ D ₀
ϕ_0	ϕ_1	ϕ_1	ϕ_0	
0	0	1	1	
0	1	1	0	
1	0	0	0	
1	1	0	1	

$$D_1 = \overline{\phi_1}$$

$$D_0 = \phi_1 \odot \phi_0$$




Ex:- Design a two-bit counter that has one input x and operates as follows:-

- ① $x=0 \rightarrow$ hold ~~start~~ the count
- ② $x=1 \rightarrow$ count normally
0, 1, 2, 3, 0, 1, 2, 3, ...

4 states \rightarrow 2 FF

1 input \rightarrow x

outputs \rightarrow Q_1, Q_0



5.8 Design issues.

#FF = #states

(A) state assignment \Rightarrow affects complexity

	counting	cray	Random	one-hot-key
A	00	00	10	0001
B	01	01	11	0010
C	10	11	01	0100
D	11	10	00	1000

(B) Design with unused states.

For some circuits, the number of required states, might be less than the available states!!


* How to deal with unused state?!

For unused states :-

- \rightarrow Assume their next state as don't care.
- \rightarrow Assume their next state to be one of next state
- \rightarrow Assume their next state to be don't and force their next state to change as much to one of the used states.

Example:- counter 0, 1, 2, 0, 1, 2, 0, 1, 2,

3 state \rightarrow 2 FFs \rightarrow Q_1, Q_0




Q_1	Q_0	Q_1^+	Q_0^+	A	D_0
0	0	0	1	0	1
0	1	1	0	1	0
1	0	0	0	0	0
1	1	x	x	x	x

$D_0 = \overline{Q_0} \cdot \overline{Q_1}$

~~$D_1 = \overline{Q_1} \cdot \overline{Q_0}$~~

$D_1 = Q_0$



⊖ state Equivalence ...

⇒ # states \propto # FFs

$$\# \text{ FFs} = \lceil \log_e \# \text{ states} \rceil$$

⇒ The cost of the sequential circuit depends on # FFs

⇒ can we reduce # FFs ?!


Yes if #states is reduced !!

⇒ In some designs, we may have equivalent states that can be combined ...

⇒ Equivalent states

Two states are equivalent if for all Input combinations their next state and output are the same !!

Example



A/B

A { 0 A 1
 1 B 0 A = B


B { 0 A 1
 1 B 0

A/C

{ 0 A 1
 1 B 0 A ≠ C

{ 0 C 1
 1 D 0



{ 0 A 1
 1 B 0 A ≠ D
 { 0 B/A 1
 1 D 1



CH. 7 Registers and counters...

7.1 counters

- synch. ⇒ All FFs are connected to the same clock.
- A synch.




0 → 1 → 2 → 3 → 0 → 1
 2-bit counter asynch.
 modulo-3 counter

7.2 Registers ...

* is a group of storage elements that holds stored bit

* n-bit register \rightarrow n storage elements

* 3 bit Register




* The stored value may change on every cycle.

* what if we want to hold the stored value for more than one cycle!!

* Two approaches \rightarrow \rightarrow


① gated clocks



$Load = 0 \Rightarrow clock^* = 0 \rightarrow$ no edges \rightarrow no change



$Load = 1 \Rightarrow clock^* = clock \rightarrow$ change is allowed

* problem \rightarrow clock skew !!



No. 9/8/2016

② using Muxes





7.3 Shift Register

It's a register with its FFs connected in cascade in a way that allows shifting/moving the stored value toward the MSB or LSB position.



← shift left → shift right

EX:- 2-bit shift Register




No. 9/8/2016


	Q_1	Q_0
1	0	0
2	1	0
3	0	1
4	1	0




* this register shift on every cycle?



* This register shifts on every cycle !!



Shift



Shift	Load	operation
0	0	Hold
0	1	Shift right
1	0	parallel load