


* Semiconductor materials and diodes

Types of Materials.

- 1- Conductors (copper)
- 2- Insulators (wood)
- 3- Semi-conductors (Silicon (Si), Germanium (Ge))



+ outer most shell contains valence electrons

the number of those electrons determines the chemical activity of the material and the group in the periodic table.

Example

	III	IV	V	
		C	P	phosphorus
Boron	B	Si		
	Al	Ge	As	Arsenic
Gallium	Ga			

⇒ Conductors.

if we apply electric field to the material then

Valence electrons will move (become free)

So a current will flow. (at any temperature)

Note: to create a current.

① Free Valence electrons.

② Force to move these electrons.



⇒ insulators.


if we apply electric field to the material then the valence electrons will not move, so no current will flow. (at any temperature)

⇒ semi-conductors

the electrons movement depends on temperature

Example:





Types of Semiconductor materials ⇒

1. Intrinsic Semiconductor (pure semi-conductor)
2. Extrinsic semi-conductor

⇒ Intrinsic :-

a single crystal semiconductor material with no other types of material (pure)

⇒ In this material the number of free electrons and holes equals Zero $n_i = 0$

at T > 0K the number of free e⁻ = #holes
 (> 0) (n_i)

$n_i > 0$

$$n_i = B T^{3/2} e^{\left(\frac{-E_g}{2kT}\right)}$$

B = coefficient related to the material ^{type of}

E_g = Band gap Energy. (eV)

T = Temperature (K)


k = Boltzmann's Constant (86×10^{-6} eV/K)

⇒ Extrinsic semi-conductors. (doped semiconductors)

⇒ They are materials contain impurity atoms
 ⇒ process of adding these impurity atoms is called "doping process".

Types of impurity atoms.


① donor impurity (phosphorus).



number of free electrons > number of holes.

⇒ this material is called (n-type material)

② acceptor impurity (Boron)



number of holes > number of free electrons.

this material is called (p-type) material

* Relationship between ^{number of} electrons and ^{number of} holes in n-type and p-type materials: n_0 and p_0 are concentration parameters.

$$n_0 p_0 = n_i^2$$

\swarrow # electrons \searrow # holes

* if N_d is the concentration of donor atoms

if $N_d \gg n_i$, then

$$\begin{cases} n_0 \approx N_d \\ p_0 = \frac{n_i^2}{N_d} \end{cases}$$

let N_a is the concentration of acceptor atoms.

if $N_a \gg n_i$ then

$$\begin{cases} p_0 \approx N_a \\ n_0 = \frac{n_i^2}{N_a} \end{cases}$$

⇒ Majority of carriers in n-type materials is electrons.

⇒ Minority = = = is holes

Boo's Example ←

⇒ Diffusion and Drift currents

To create a current we need


① Free electrons ($T > 0$ K).

② Force.

⇒ Force:

1- Drift Force: the movement caused by electric field.

(a) n-type material



$$v_{dn} = -\mu_n E \rightarrow \text{electric field}$$

↙
drift velocity


↓
constant.
called
electron
mobility
 $\text{cm}^2/\text{V}\cdot\text{s}$

$$J_n = -en_0 v_{dn} = -en_0 (-\mu_n E) = e n_0 \mu_n E$$

↙
drift current density

↘
electron charge
 $+1.6 \times 10^{-19}$

(b) p-type material



$$v_{dp} = + \mu_p E$$

mobility
of holes.

$$\vec{J}_p = e p_0 \mu_p \vec{E} = e p_0 v_{dp}$$

$$\vec{J} = \vec{J}_n + \vec{J}_p = e n \mu_n \vec{E} + e p \mu_p \vec{E}$$

$$= (e n \mu_n + e p \mu_p) \vec{E}$$


$$\vec{J} = \sigma \vec{E}$$

↓ conductivity = $\frac{1}{\rho} \vec{E}$

↓ Resistivity

Diffusion current density


⇒ Carriers flow from a region of high concentration to a region of lower concentration.



$$J_n = e D_n \frac{dn_0}{dx}$$

\downarrow electron diffusion coefficient, cm^2/s

\searrow gradient of the electrons concentration



$$J_p = -e D_p \frac{dp_0}{dx}$$

\downarrow hole diffusion coefficient.





Einstein relation

$$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = \frac{kT}{e} \xrightarrow{\text{Joule}} \text{Temperature } (300^\circ\text{K})$$

$$= 0.026 \text{ V (at room Temperature)}$$

Thermal voltage.

* The pn junction.




Space charge region / depletion region.

$$V_{bi} = \frac{kT}{e} \ln \left(\frac{N_A N_D}{(n_i)^2} \right)$$

$$V_{bi} = V_T \ln \left(\frac{N_A N_D}{(n_i)^2} \right)$$

⇒ Thermal equilibrium occurs when the force produced by Diffusion and the force generated by V_{bi} ~~are~~ exactly balanced.

* Reverse-biased pn Junction. (variable capacitor)



in the depletion region.
a junction capacitance OR depletion layer capacitance will be generated.

$$C = C_{j0} \left(1 + \frac{V_R}{V_{bi}} \right)^{-1/2}$$


Junction capacitance at zero applied voltage.

So the pn junction in this case acts as Variable Capacitor.


pn junction fabricated specifically this purpose are called (Varactor diodes)

→


pn junction



② Forward-biased pn junction.



I_{net} always from n-type to p-type.
(in the forward and reverse-biased).




$$E_{net} < E_g$$

"electrons pass"
Current Flow.

E_g due to V_{bi}

$$|\vec{E}_{applied}| < |\vec{E}_g|$$

$$|V_d| \text{ should be } < |V_{bi}|$$




$$I_d = I_s \left[e^{V_d/nV_T} - 1 \right]$$

I_s : reverse biased saturation current.


$$(10^{-15} - 10^{-13}) \text{ A}$$

V_T : thermal voltage 0.026 V at room Temp. Book


n : emission coefficient / ideality factor,
 $1 \leq n \leq 2$




* p_n junction Diode :-
structure :-




device in Lab




symbol



* ~~Plot~~ current voltage characteristics of diode.



* Temperature effect




$$T_2 > T_1 > T_0$$

if $T \uparrow$ $n_i \uparrow$ $I_s \uparrow$

$T \uparrow$ $V_T \downarrow$

$T \uparrow$ $V_{th} \downarrow$



* Temperature effect.

$T \uparrow$ $n_i \uparrow$ $I_s \uparrow$



$T \uparrow$ $V_T \downarrow$

$T \uparrow$ $V_B \downarrow$


* Break down Voltage

When a reverse biased voltage is applied, then the electric field may become large enough that covalent bonds are broken and electrons and holes are created.

The electrons are swept into the n-region and holes are swept into the p-region by the electric field, generating a large reverse-biased current. This phenomenon is called breakdown.



i (opposite to electrons movement)




This current is Reverse biased current. may dissipate a power in the device that may damage the device.


Types of breakdown

① avalanche breakdown or (bad).

② Zener breakdown or (good).

↳ Zener diode






This current is Reverse biased current. may dissipate a power in the device that may damage the device.

Types of breakdown



① avalanche breakdown or (bad).

② Zener breakdown or (good).

↳ Zener diode




Switching Transient



$$-V_F + I_F R_F + V_D = 0$$

$$I_F = \frac{V_F - V_D}{R_F}$$

$$I_R \approx \frac{V_R}{R_R} \quad (\text{diode as short circuit for minority carriers})$$




switching speed of diodes and Transistors
in Digital circuit > will affect the speed
of some applications. (eg computer).

* Diode circuits

↳ DC analysis

↳ AC Analysis (when the circuit has small AC source)





⇒ DC analysis

⇒ Ideal diode

$$V_s = 0$$

$$r_f = 0$$


~~Eds~~



⇒ non-ideal diode

$$V_s \neq 0$$

$$r_f \neq 0$$




Analysis of diode circuit :-

a) Iteration b) graphical techniques

⇒ c) piece wise linear modeling

d) computer analysis.

Example (iteration)



KVL

$$-5 + 2 \times 10^3 I_d + V_d = 0$$

$$I_d = \frac{-V_d + 5}{2} \quad \text{--- (1)}$$

we know that

$$I_d = I_S \left(e^{\frac{V_d}{nV_T}} - 1 \right) \quad \text{(2)}$$

combine ① and ②

$$\frac{5}{2} - \frac{V_d}{2} = I_s \left(e^{\frac{V_d}{nV_T}} - 1 \right)$$

$$5 = 2 I_s \left(e^{\frac{V_d}{nV_T}} - 1 \right) + V_d$$

~~try~~ Try $V_d = 0.6 \text{ V}$

↓

$$5 \stackrel{?}{=} 2.7 \quad (\text{No})$$

Try $V_d = 0.65 \text{ V}$


$$5 = 15.1 \quad (\text{No})$$

Try $V_d = 0.619 \text{ V}$


$$5 = 4.999 \text{ V} \quad (\text{Yes})$$

So $V_d = 0.619 \text{ V}$
and $I_d = 2.19 \text{ mA}$

* Using graphical techniques :-



* piece wise linear modeling






We model the diode with segments of straight lines thus the name piece wise linear model.



$$V_d \geq V_g$$

(diode on forward biased)



if $V_d < V_s \Rightarrow$  \equiv  O.C

(diode off (Reverse-biased)).

Steps of Solution.


① assume the diode is off (open circuit) and find V_d

② Check if $V_d < V_s$ our assumption is correct.

So $V_d =$ (otherwise go to step ③)
 $I_d = 0$

③ replace the diode by r_f and V_s
 \Rightarrow find I_d and V_d .

Example:-



$$V_s = 0.6V$$


$$r_f = 10\Omega$$

@ the states of the diode

find ② I_d and V_d

solution

@ assume the diode is off




$$V_D = 5V$$

$$V_D > V_s$$

so, the assumption is incorrect.

⇒ So the diode is on :




KVL

$$-5 + 2I_D + r_F I_D + 0.6 = 0$$

$$I_d = 2.19 \text{ mA}$$

$$V_d = I_d r_f + V_s = 0.622 \text{ V}$$

* * * * *




given

$$r_f = 0 \Omega \quad V_s = 0.7 \text{ V}$$

Find

- (a) the status of the diode.
- (b) V_o

* assume the diode open circuit.




$$V_o = V_s - I$$

$$V_o = 2 \times 1 - 1 = 1 \text{ V}$$

$$V_o > V_s$$

~~is~~ incorrect assumption.

⇒ The diode is on (forward-biased)



$$V_D = V_S = 0.7V$$


$$V_o = 1 + 0.7 = 1.7V$$

$$i_d = \frac{2mA - 1.7V}{1k} = 0.3mA$$

③ Find the power dissipated by the diode.



$$P_D = i_d * V_D = 0.3 * 0.7 = 0.21 mW$$

(P_D should be less than power rating of the diode).




$$V_D = 0.6V \quad r_F = 0\Omega$$

assume $\text{D} \dashv$ is o.c.



assume ~~Diode~~ Diode open circuit.



$$V_D = V_a - V_b$$

$$V_D = 2 - (-8) = 10V$$

OR

$$-2 + V_D - 8 = 0$$


$$V_D = 10$$

step 3 check

$$V_D < V_o$$

No

The diode is on (forward biased).



$$V_D = V_o = 0.6V$$

i_d

$$-2 + 0.6 + i_d \cdot 20 - 8 = 0$$


$$i_d = \frac{9.4 \text{ mA}}{20} = 0.47 \text{ mA}$$

$$V_o = 20 \times 0.47 - 8 =$$

$$V_o = 1.4V$$

$$P_D = i_d \times V_D = 0.47 \times 0.6 = 0.282 \text{ mW}$$

Example 30




Given

$V_D = 0.7V$


$r_f = 0\Omega$

Find the range of V_s that set the diode in the ~~Forward~~ ON state.



$$\frac{V_0}{3} + \frac{V_0 - V_s}{2} + \frac{V_0 - V_D}{1} \geq 0$$

⇒ Step 1




$$V_D = V_s \left(\frac{3}{3+2} \right) = \frac{3}{5} V_s$$

Step To be On $V_D > V_D$

$$\frac{3}{5} V_s > 0.7 \quad V_s > \frac{3.5}{3}$$

$V_s > \frac{7}{6}$




Given $V_f = 0.7V$ $r_f = 0$

Draw V_o


Negative cycle:

$$V_D = V_s$$

$V_D < V_f \Rightarrow$ diode is off




positive cycle /




$$V_D = V_s$$

r_f $V_D > 0.7$


$V_s > 0.7 \Rightarrow$ ON



$$I_D = \frac{V_s - 0.7}{R}$$



Step 1:




Step 2 $V_o = V_s$

if $V_o < V_\gamma$ then the diode is off


$V_o = 0V$

$V_s < V_\gamma \rightarrow V_o = 0$


$V_o > V_\gamma$ the diode is ON




$V_o = V_s - V_\gamma$



Example



$V_s = 0$ $r_f = 0 \Omega$ Draw V_o



$$V_D = +2 + V_s$$


Step 3

if $V_s > V_D$
then the diode is off and $V_o = 0$

$$V_s + 2 < V_s$$

$$V_s < -1.3V$$

if $V_s < V_D$
the diode is ON





$$V_o - 2 - V_s + 0.7 + V_o = 0$$

$$V_o = V_s + 1.3$$

$$V_s + 2 > 0.7$$

$$V_s > -1.3V$$






$$V_D = 0.7V$$

$$r_f = 0\Omega$$

Find the range of R_x that will keep the diode in ON state.



$$V_D = \frac{3}{1+R_x} \cdot R_x$$

$$\frac{3 \cdot R_x}{1+R_x} > V_D \Rightarrow \frac{3R_x}{1+R_x} > 0.7$$

$$0.7 + 0.7R_x > 3R_x$$

$$2.3R_x < 0.7$$


$$R_x > \frac{0.7}{2.3} \text{ k}\Omega$$

* AC Analysis of AC diode circuits :-

We need An AC analysis if the circuit has a small AC signal


⇒ in AC analysis we Replace the diode by

r_d (Where $r_d = \frac{V_T}{I_D}$ → constant
→ from DC analysis



Example


Find V_o




$V_s = 0.6 V$
 $V_T = 0.026 V$

assume V_s is a small AC signal

① DC analysis
kill AC source



$V_D = 5V$
 $V_D > V_s$ (diode is on)




$$V_{out} = 5 - 0.6 = 4.4 \text{ V}$$

$$I_D = \frac{4.4}{5 \text{ k}} = \underline{\underline{0.88 \text{ mA}}}$$

I_{Da}



② AC analysis. (kill DC source.)



$$r_d = \frac{0.026}{0.88 \text{ mA}} = \boxed{0.0295 \text{ k}\Omega}$$

$$i_d = \frac{V_s}{r_d + 5 \text{ k}} \quad i_d = 19.9 \sin \omega t \text{ } \mu\text{A}$$

$$V_o = i_d \times 5 \text{ k} = 0.0995 \sin \omega t \text{ V}$$

$$V_o = V_o + V_o = \underline{\underline{0.0995 \sin \omega t + 4.4 \text{ V}}}$$


$$I_D = i_d + I_D = \underline{\underline{19.9 \sin \omega t \times 10^{-3} + 0.88 \text{ mA}}}$$

$$V_{Dp} = V_D + V_D = r_d \times i_d + 0.6 \text{ V}$$

Why We Replace diode by

$$r_d = \frac{V_T}{I_D} \text{ in small AC signals}$$

Answer:



Mathematically

$$i_D = I_S \left[e^{v_D/V_T} - 1 \right]$$

$$i_D \approx I_S e^{v_D/V_T}$$

$$i_D + I_D = I_S e^{(v_D + V_D)/V_T}$$

$$i_D + I_D = I_S e^{v_D/V_T} \times e^{V_D/V_T}$$

We know that Taylor series $\Rightarrow e^\theta = \frac{\theta^0}{0!} + \frac{\theta^1}{1!} + \frac{\theta^2}{2!} + \dots$

$$e^\theta = 1 + \theta + \frac{\theta^2}{2!} + \frac{\theta^3}{3!} + \dots$$

$$\theta \ll 1 \quad e^\theta = 1 + \theta$$

$$\text{if } v_D/V_T \ll 1 \quad v_D \ll V_T$$

AC Voltage over the diode.

then

$$e^{v_d/V_T} = 1 + \frac{v_d}{V_T}$$



$$i_d + I_D = I_S e^{v_d/V_T} \left[1 + \frac{v_d}{V_T} \right]$$

$$i_d + I_D = I_S e^{v_d/V_T} + I_S \frac{v_d}{V_T} e^{v_d/V_T}$$

$$i_d + I_D = I_D + \frac{v_d}{V_T} I_D$$


$$i_d = \frac{v_d}{V_T} I_D$$

$$i_d = \frac{I_D v_d}{V_T}$$

$$r_d = \frac{V_T}{I_D} = \frac{v_d}{i_d} \quad (r)$$

Some types of diodes:-

① Solar cell :- Convert solar energy to electric energy.




② photo-diode.

"small solar cell :-"

- it is operated with a Reverse-biased Voltage

- Used for remote control



without light.
(diode is off.
(open switch).


with light (diode is ON).

↳ (short circuit, and open circuit)


③ LED (light emitting diode).
[convert electric energy to light]

* Tuesday *

④ Schottky Barrier Diode :-




e.g. Aluminium



$$V_D(SB) < V_D(PN)$$

$$I_S(SB) > I_S(PN)$$




high switching speed (switching = 0)

⑤ Zener diode.

⇒ Diode circuits :-


- ① AC to DC converter
- ② Battery charger
- ③ Clipper circuits :-
- ④ Clamper circuits :-
- ⑤ Logic circuits :-

AC to DC converter.




Ac voltage source \rightarrow 220V rms
50Hz frequency.


$$\frac{V_i}{V_s} = \frac{N_1}{N_2}$$



half wave rectifier




Full wave rectifier



* Diode Rectifier circuits.

1- Half-wave rectifier circuits


2- Full wave rectifier circuits



1 Full wave rectifier with center tapped-transformer.

Full wave bridge rectifier.

* Half wave rectifier (HW)



1. $0 < t < \pi$


2. $V_D = V_s$


3. if $V_D < V_\gamma \Rightarrow$ Diode is off.

$$V_o = 0$$

if $V_D > V_\gamma \Rightarrow$ Diode is ON

$$V_{out} = V_s - V_\gamma$$







* Full-wave rectifier circuits

① bridge Full wave Rectifier

② Full-Wave Rectifier with Center-tapped Transformer.

* Bridge Rectifier:-




(A) D_1 and D_2 are on / D_3 and D_4 are off
if $V_s > V_{\gamma 1} + V_{\gamma 2}$

$$V_{out} = V_s - V_{\gamma 1} - V_{\gamma 2}$$

if $r_{F1}, r_{F1}, r_{F2} \neq 0$

$$I_D = \frac{V_S - V_{\delta_1} - V_{\delta_2}}{r_{F1} + r_{F2} + R_L}$$

$$V_{out} = I_D R_L = \frac{R_L (V_S - V_{\delta_1} - V_{\delta_2})}{r_{F1} + r_{F2} + R_L}$$




→ D_1 and D_2 are off, D_3 and D_4 ON

if $V_S > V_{\delta_3} + V_{\delta_4}$

$$V_o = V_S - V_{\delta_3} - V_{\delta_4}$$

② Full-wave rectifier with center tapped Transformer:-



of turns are the same.

(+) D_1 is ON, D_2 is OFF \equiv half wave rectifier circuit.

if $V_s > V_{\gamma 1}$


$$V_{out} = V_s - V_{\gamma 1}$$

(-) D_1 is OFF, D_2 is ON (HW circuit)

if ~~$V_s > V_{\gamma 1}$~~ ~~$V_s > V_{\gamma 2}$~~ $V_s > V_{\gamma 2}$

$$V_s + V_{\gamma 2} + V_{out} = 0$$

$$V_{out} = -V_s - V_{\gamma 2}$$



~~Advantages~~ Advantages of Bridge over

Center tapped rectifier circuits :-


① Only half turns are required for the secondary winding in the bridge.

② For the bridge circuit, the peak inverse voltage (PIV) that any diode must sustain without breakdown is ONLY half that of the center tapped circuit.




⇒ So, the bridge circuit is used more often than center-tapped.

PIV peak inverse Voltage:-

it's the maximum ^{reverse biased} Voltage ^{could} be ~~applied~~ found on a diode on a given circuit.




Ex:- half-wave rectifier




Reverse bias Voltage V_i is biased

(c)




$$-5 + PIV = 0$$

$$PIV = 5V$$




* peak inverse voltage in the diode should be less than the break down voltage of the diode.

Ex: Full wave Rectifier



$$V_s = 10 \sin \omega t$$

(A)




$$-10 + PIV_3 + V_{s2} = 0$$

$$PIV_3 = 10 - V_{s2}$$

$$-10 + V_{s1} + PIV_4 = 0$$

$$PIV_4 = 10 - V_{s1}$$

(A)




$$PIV_1 = 10 - V_{s4}$$


$$PIV_2 = 10 - V_{s3}$$

← KVL

full wave rectifier with center tapped
Transformer:-



$$V_s = 12 \sin \omega t \text{ V}$$



$$-12 - 12 + V_{x1} + PIV_2 = 0$$

(KVI)

$$PIV_2 = 24 - V_{x1}$$

$$PIV_2 = 2 V_{max} - V_{x1}$$

$$A \Rightarrow \begin{cases} PIV_1 = 2V - V_{\delta 2} \\ PIV_2 = 2 \times V_{max} - V_{\delta 2} \end{cases}$$

H.W

$$PIV = V_m \text{ (with } \delta \text{)}$$

F.w Bridge

$$PIV = V_m - V_{\delta}$$


✓ the Best one in PIV


Full wave center tappen

$$PIV = 2V_m - V_{\delta}$$

* * * * *

* Filter circuit .





at $t_0 + \Delta t$ $V_{max} \omega \Delta t$

$$V_D = V_{max} - (V_{max} - V_s)$$

$V_D < V_s \Rightarrow$ (diode is off)


Ripple Voltage $V_r = V_M - V_L$

we need V_r to be very small

Tuesday

Filter circuit :-

period for the filter output.



$$\text{ripple voltage } (V_r) = V_M - V_L$$

We need V_r to be very small ≈ 0 to get almost dc signal

So we need to find V_L in order to control V_r

$$v_o(t) = V_M e^{-t/\tau} \quad \tau = RC$$

$$V_L = v_o(t' = T) = V_M e^{-T/\tau}$$

$$V_r = V_M - V_M e^{-T/\tau}$$

$$V_r = V_M (1 - e^{-T/\tau})$$

So to get small $V_r \approx 0$

we need by design $T' \ll \tau$

$$\text{So but if } T' \ll \tau \Rightarrow e^{-T'/\tau} = 1 - \frac{T'}{\tau}$$

$$\text{So } V_r = V_M \left(1 - \left(1 - \frac{T'}{T} \right) \right)$$

$$V_r = V_M \frac{T'}{T}$$

$$V_r = \frac{T'}{RC} V_M$$

Generally .

if the Ripple is small $\Rightarrow T_p = T'$

① - For half wave Rectifier circuit -

$$V_r = \frac{T_p}{RC} V_M$$

$$T_p = T_s$$


$$V_M = V_m - V_s$$

$$v_s(t) = V_{max} \sin \omega t$$

$$\omega = 2\pi f_s$$

$$= \frac{V_m - V_s}{f_s RC}$$

② - For Full wave Rectifier Bridge



$$V_r = \frac{T_p}{RC} V_M$$

$$T_p = \frac{1}{2} T_s$$

$$V_M = V_m - 2V_\delta$$

$$V_r = \frac{V_m - 2V_\delta}{2 f_s RC}$$

(3) — Full-wave center tapped


$$V_r = \frac{T_p}{RC} V_M$$

$$T_p = \frac{1}{2} T_s$$

$$V_M = V_m - V_\delta$$

$$= \frac{V_m - V_\delta}{2 f_s RC}$$


Half-wave



$$V_r = \frac{V_m - V_\delta}{f_s RC}$$

$$V_{DC} \text{ (ripple)} = V_M - \frac{1}{2} V_r$$


with filter




$$V_{DC} = \frac{V_M}{\pi}$$

without filter

Full wave bridge



\hookrightarrow For Bridge $V_M = V_m - 2V_s$
 \hookrightarrow For center tapped $V_M = V_m - V_s$




Ripple Factor

$$\text{ripple factor} = \frac{V_r}{V_{DC} \text{ (with filter)}} \times 100\%$$


Voltage Regulator

By Using Zener diode:∞

↳ Zener diode




it works in Forward and Reverse




given
 $V_{ZM} = 2V$
 $V_Z = 0\Omega$
 $r_F = 0\Omega$
 $V_s = 0.7V$ } in Reverse

$$V_s = 5 \sin \omega t$$



$$V_o = -V_s + V_Z$$




$$\text{slope} = \frac{1}{r_Z}$$

$r_Z \ll r_F \Rightarrow$ Sharp edge \Rightarrow so, it can be

Used as a Voltage Regulator


Ex:-



$$V_Z = 3V$$

$$V_0 = V_Z = 3V$$

Example:-



$$V_Z = 5.6V$$

$$V_Z = 0.5A$$

Find the value of R that will limit the current protect the Zener diode. Given that the power rating of the Zener diode is 16.8 mW.

$$P_Z = I_Z \times V_Z < 16.8 \text{ mW}$$

$$I_Z \times 5.6 < 16.8 \text{ mW}$$

$$I_Z < 3 \text{ mA}$$

$$-10 + RI_Z + V_Z = 0$$

$$I_Z = \frac{10 - V_Z}{R}$$

$$\frac{10 - 5.6}{R} < 3 \text{ mA}$$


$$R > \frac{10 - 5.6}{3 \text{ mA}}$$

$$R > 1.467 \text{ k}\Omega$$

Ex: Find V_o , Given that $V_{ZH} = 3V$


$$r_z = 5\Omega$$

1. Find V_o
2. Find V_z
3. Find I_z
4. Find the power dissipated by the Zener diode.



① To check if the Zener diode is ON OR OFF.

1- assume open circuit.




Step 2 Find V_z

$$V_z = 10V$$

Step 3 Check if $V_z < V_{ZH}$
 $10 < 3$ (NO)
Wrong assumption

So the diode is ON



by KVL

$$I_z = \frac{10 - 3}{(r_z + 2000)}$$

$$I_z = 3 \times 10^{-3} \text{ A}$$

$$\boxed{1} \quad V_o = 2 \times 3 = \cancel{6} \quad 6.98$$


$$\boxed{2} \quad V_z = V_{ZH} + I_z r_z = 3.017$$

$$\boxed{3} \quad I_z = 0.003 \text{ A}$$

$$\boxed{4} \quad p = 9 \text{ mW}$$


$$\boxed{\text{rating} > 9 \text{ mW}}$$

Voltage Regulator :-



Ex: ① Ripple Voltage

↓ (in AC to DC converter)



② avg variable source

$$1.5V \pm \Delta V$$

R_i limit I_z such that

$$I_z V_z \leq P_{rating}$$

$$\approx V_{zH}$$

⇒ Voltage Regulator is used to get fixed V_L even if R_L or V_S is changing

Design: Find the Value of R_i
find V_{Zth} and P_{rating} (or I_{Zmax})

Given: $V_s(\text{minimum})$ and $V_s(\text{max})$ and V_L and R_L

⇒ Note: For design we assume r_z of the Zener diode is zero (Ideal Zener diode).

$$V_z = V_{Zth}$$

⇒ So we select

$$V_{Zth} = V_L$$

$$R_i = \frac{V_s - V_z}{I_{in}} = \frac{V_s - V_z}{(I_z + I_L)}$$

$$I_z = \frac{V_s - V_z}{R_i} - I_L$$

$$I_L = \frac{V_L}{R_L} \quad \bar{I}_L = \frac{V_z}{R_L}$$

We know that

① $I_z(\text{min})$ When $V_s(\text{min})$ & $I_L(\text{max})$

② $I_z \text{ max}$ When $V_s(\text{max})$ & $I_L(\text{min})$

So
$$R_i = \frac{V_s(\min) - V_z}{I_z(\min) + I_L(\max)} \quad \text{--- (1)}$$

$$R_i = \frac{V_s(\max) - V_z}{I_z(\max) + I_L(\min)} \quad \text{--- (2)}$$

① = ②

$$\frac{V_s(\min) - V_z}{I_z(\min) + I_L(\max)} = \frac{V_s(\max) - V_z}{I_z(\max) + I_L(\min)}$$

~~$$\frac{V_s(\max) - V_z}{I_z(\min) + I_L(\max)}$$~~


Usually
$$I_z(\min) = 0.1 I_z(\max)$$

So

$$I_z(\max) = I_L(\max) * \frac{[V_s(\max) - V_z] - I_L [V_s(\min) - V_z]}{V_s(\min) - 0.9 V_z - 0.1 V_s(\max)}$$

$$I_z(\max) = I_L(\max) * \frac{[V_s(\max) - V_z] - I_L [V_s(\min) - V_z]}{V_s(\min) - 0.9 V_z - 0.1 V_s(\max)}$$

* Voltage



Given

V_{smin} , V_{smax} , $I_L(min)$, $I_L(max)$, V_o

Find

- ① R_i
- ② V_{Zth}
- ③ $I_Z(max)$

$P_{rating} > I_Z(max) \cdot V_{Zth}$

Solution

$\Rightarrow V_{Zth} = V_o$


$\Rightarrow I_Z(max) = I_L(max) \frac{[V_{s(max)} - V_{Zth}] - I_{Lmin} [V_{smin} - V_{Zth}]}{V_{s(min)} - 0.9 V_{Zth} - 0.1 \cdot V_{s(max)}}$

$R_i = \frac{V_{s(max)} - V_{Zth}}{I_Z(max) + I_{Lmin}}$

Ex design a Voltage Regulator that will be used to power a car radio at $V_L = 9V$. From an Automobile battery whose Voltage may vary between 11 and 13.6 V. The Current in the radio will vary between 0 (off) to 100 mA (Full Volume).

$$I_L(\min) = 0 A$$

$$I_L(\max) = 0.1 A$$



$$V_{Zth} = V_L = 9V$$


$$I_Z(\max) = 300 mA$$

$$R_i = 15.3 \Omega$$

$$P_{rating} \geq I_Z \max \cdot V_{Zth}$$

$$P_{rating} \geq 2.7 \text{ Watt}$$

I_x




if $V_{zth} = 3V$
 $V_z = 2V$
 $V_s = 0.7V$
 $r_F = 10\Omega$

find I_x

solution


1- as a normal diode.

① o.c




$V_D = -4V$ by KVL
 diode is OFF.

2- as a zener diode



$V_z = 4V$ (by KVL)
 $V_z > V_{zth}$ (ON)

Diode ON




$$I_z = \frac{9 - 5 - V_{zth}}{2000 + 3000 + 2}$$

$$I_z = \dots A$$

$$I_x = -I_z A$$

⇒ Note: When we design a voltage Regulator using Zener diode, We assume $r_z = 0 \Omega$
 → To simplify the design process



→ for $r_z \neq 0$ $V_{Zth} \neq V_L$ due to the effect of r_z .

This effect is expressed (represented) by

① Source regulation = $\frac{\Delta V_L}{\Delta V_S} \times 100\%$

(at a fixed load (R_L)) V_{at}

② load regulation = $\frac{V_L (No\ load) - V_L (full\ load)}{V_L (full\ load)} \times 100\%$

(at fixed $(-V_S)$)

Example: Consider the same ^{last} example (Radio Example)

assume $r_z = 2 \Omega$

Find the source Regulation,
and Load Regulation.

Note: For ideal Zener diode

Source regulation = Load regulation = 0


* Source regulation

$$V_s = 11 \rightarrow 13.6 \text{ V}$$


$$I_L = 0 \rightarrow 100 \text{ mA}$$

$$R_L = \infty$$

$$R_L = ??$$



at $R_L = \infty$ (open circuit).
at $V_s = 13.6 \text{ V}$ $\rightarrow V_L ??$
at $V_s = 11 \text{ V}$ $\rightarrow V_L ??$



$$I_z = \frac{V_s - V_{zth}}{r_i + r_z} = 0.2659 \text{ A}$$

$$V_L = V_{zth} + r_z I_z = 9.532 \text{ V}$$

V_L at $V_s = 11 \text{ V}$

$$I_z = \frac{V_s - V_{zth}}{R_i + r_z} = 0.1159$$

$$V_L = V_{zth} + r_z I_z = 9.231 \text{ V}$$

source regulation :-

$$\frac{9.532 - 9.231}{13.6 - 11} \times 100\% = \underline{\underline{11.6\%}}$$

load regulation

at fixed $V_s = 13.6V$

at $I_L = 0$ (no load) $\rightarrow V_L$ (no load) = ?

at $I_L = 100mA$ (full load) $\rightarrow V_L$ full load = ?

①

$$I_Z = \frac{13.6 - 9V}{15.3 + 2} = 0.2659$$

$$V_L (\text{No load}) = V_{ZTh} + V_Z I_Z = \boxed{9.532V}$$

②

$$I_L = 100mA$$



$$I_Z = \frac{13.6 - (V_{ZTh} + V_Z I_Z) - I_L (\text{full load})}{R_i} \quad \begin{matrix} 9V & 2\Omega \\ \nearrow & \nearrow \\ 15.3 & \end{matrix} \quad \begin{matrix} 100mA \\ \nwarrow \end{matrix}$$

$$I_Z = 0.1775A$$

$$V_L = V_{ZTh} + V_Z I_Z = \boxed{9.355V}$$

$$\text{load regulation} = \frac{9.532 - 9.355}{9.355} \times 100\% = \underline{\underline{1.89\%}}$$

* Battery charger




Ex: $V_B = 12V$ $R = 100\Omega$ $V_D = 0.6V$
 $V_s(t) = 24 \sin \omega t$

Find

- ① The peak diode current.
- ② maximum reverse biased diode voltage.
- ③ fraction of the cycle over which the diode is conducting

Ex. if $V_B = 12V$ $R = 100\Omega$
 $V_0 = 0.6V$ $V_s(t) = 24 \sin \omega t V$


- Find
- ① peak diode current
 - ② the maximum reverse biased diode voltage
 - ③ the fraction of the cycle over the diode is conducting.




\Rightarrow prating $\geq 0.6 I_D(\text{peak})$


~~Prating~~

① $I_D(\text{peak}) = \frac{24 - 0.6 - 12}{100} = 114 \text{ mA}$



$PIV = 36V$





$$\sqrt{8} + \sqrt{8} \quad (12 + 0.6)$$

~~$$12.6 = 24 \sin \theta_0$$~~

$$12.6 = 24 \sin \theta_0$$

$$\theta_0 = \sin^{-1} \left(\frac{12.6}{24} \right) = \boxed{31.7^\circ}$$

$$\theta_1 = 180 - \theta_0 = \boxed{148.3^\circ}$$

$$\text{Fraction} = \frac{148.3 - 31.7^\circ}{360^\circ} \times 100\% = \boxed{32.4\%}$$


• • • • •
 * Clipper circuits

clip portions of a circuit (Limiter Circuits)

→ applications ; ① Limit the voltage at the input of an electronic circuit.

So as to prevent break down of the diode.

Ex 3



$$V_i = 0V$$

$$r_f = 0\Omega$$

$$V_B < V_m$$

Draw V_{out}

make o.c


By KVL

$$-V_i + V_B + V_{out} = 0$$

$$V_{out} = V_i - V_B$$

$$V_{out} = -V_D$$

$$V_D = V_B - V_i$$



if $V_D < 0$

Diode off

$$V_{out} = V_i - V_B$$


$$V_D < 0$$

$$V_B - V_i < 0$$


$$V_B < V_i$$

if $V_B > V_i$ the Diode is ON ($V_D = 0$)

$$V_{out} = 0$$



Draw V_{out} .



O.C
 ∇

① $-V_s + V_d + V_B = 0$

② $V_d = V_s - V_B$
 $V_{out} = V_s$

③ if $V_d < 0$ → diode off (O.C)
 $V_s - V_B < 0$
 $V_s < V_B$ → then $V_d = 0$
 $V_{out} = V_s$

$$V_D < V_B$$

$$V_I - V_B < V_B$$

$$V_I < V_B + V_B$$


(Diode is off)

If $V_I > V_B + V_B$

(Diode is ON)

$$V_{out} = V_B + V_B$$

Ex:



V_B $r_f = 0$

assume Diode is o.c

$$-V_I + V_D - V_B = 0$$

$$V_D = V_I + V_B$$

if $V_D < V_B$

Diode is off.


$$V_I + V_B < V_B$$

$$V_{out} = V_{input}$$

$$V_I < V_B - V_B$$

$$i_D = \frac{V_I - V_B + V_B}{R}$$


$V_{I(t)}$



$$V_I + V_B > V_B$$



$$V_I > V_B - V_B$$

Diode is ON



$$V_{out} = V_B - V_B$$

Example :



step 1 o.c
step 2 find ~~V~~ V_{D1}

$$-V_I + V_{D1} + V_{B1} = 0$$

$$V_{D1} = V_I - V_{B1}$$

if $V_{D1} < V_{B2}$

Diode 1 is off.

$$V_I - V_{B1} < V_{B2}$$

~~Vout~~


$$V_I < V_{B1} + V_{B2}$$

$$V_{out} = V_{Input}$$


if $V_I > V_{B1} + V_{B2}$

Diode is ON

$$V_{out} = V_{B1} + V_{B2}$$



⊕ Diode 1 is off
Diode 2. → check



⊖ o.c D2.
Step 2 find V_{D2}

$$V_{D2} = -V_I - V_{D2} - V_{B2} = 0$$

$$V_{D2} = -V_I - V_{B2}$$

$V_{D2} < V_{D2}$ (Diode 2 is off)

$$V_{out} = V_{Input}$$



$$-V_I - V_{B2} < V_{D2}$$

$$V_I > -V_{D2} - V_{B2}$$

if $V_I < -V_{D2} - V_{B2}$

$$V_{out} = -V_{B2} - V_{D2}$$

Ex.



oc the diode

$$-V_I + V_I - V_d = 0$$

$$V_d = \cancel{V_B} V_B - V_I$$

if $V_d > V_{s1}$

$$V_B - V_I > V_{s1}$$

Diode is ON

$$V_I > -V_{s1} + V_B$$


$$V_{out} = -V_s$$

$$V_I < -V_{s1} + V_B$$

(Diode is off)

$$\cancel{V_o = V_I - V_B}$$

$$V_{out} = V_I - V_B$$






Branch 1 is off if $V_I < V_{\delta_1} + V_{Zth1}$

Branch 1 is ON if $V_I > V_{\delta_1} + V_{Zth1}$

Branch 2 is off if $V_I < \overset{\text{if } -ve}{V_{\delta_2} + V_{Zth2}}$

Branch 2 is ON if $V_I > -(V_{\delta_2} + V_{Zth2})$





if V_I is positive
 D_2, Z_2 are off

$$V_O = V_{D1} + V_{Zth1}$$

D_1 and Z_1 are ON if $V_I \geq V_{D1} + V_{Zth1}$

~~if V_I is positive~~


if V_I is Negative $V_I < 0$

D_1 and Z_1 are off.

but D_2 and Z_2 are ON


if $V_I \geq -(V_{D2} + V_{Zth2})$

$$V_O = -(V_{D2} + V_{Zth2})$$




Clamper circuits :-


Function: shift ^{the} Dc Voltage level





Applications :- the Dc level of A TV signal may be lossed during Transmission, so that Dc level must be restored at the TV Receiver.




$$f(t) = 5 + 3 \sin \omega t$$



Example:






assume \$V_f = 0V\$
 $R_f = 0 \Omega$



$$-V_I + V_m = V_{out} = 0$$

$$V_{out} = V_I - V_m$$







Draw $V_{eff}(t)$

step 0 : find ϵ .

assume $V_s = 0$



step 1 : o.c




Step 2

$$V_d = V_s - V_B$$

step 3 check

⇒

if $V_d > V_\gamma$
diode is ON ⇒ charging.



find V_c

$$V_s - V_B > V_\gamma$$

$$V_s > V_B + V_\gamma \Rightarrow$$

Diode is ON


charging process

find V_c

$$-V_s + V_c + V_\gamma + V_B = 0$$

$$V_c = V_s - (V_\gamma + V_B)$$

$$V_{c(max)} = V_{s(max)} - (V_\gamma + V_B)$$






~~to find~~

~~V_{out}~~


$$V_D = \overset{\leq V_m}{V_S} - V_m + \cancel{V_B} + \cancel{V_S} - \cancel{V_B}$$

$$V_{out} = V_S - V_m + V_D + V_B$$






Step 0 \Rightarrow assume $V_C = 0V$



step 1 \Rightarrow assume the diode is open circuit.



step 2:

find V_D

$$V_D = 5 - V_I$$


step 3:

if $V_D > 0$ the diode is ON
(charging process)

$$5 - V_I > 0$$

$$V_I < 5V$$


when $V_I = -20V$



$$V_C = 5 - (-20)$$



$$V_C = 25V$$

↓
diode becomes OFF.




$$v_o = v_i + 25V$$

Example :-



step 0 :-

assume $V_c = 0V$



step 1

assume diode is open circuit.

~~add~~ $-V_B - V_I = V_d = 0$


$$V_d = -V_B - V_I$$

S


Multiple-Diode circuits :-

↳ if we assume diode is OFF \Rightarrow we replace the diode ~~with~~ by open circuit.

\rightarrow Find $V_d \rightarrow$ check if $V_d < V_s$ the assumption is correct.

↳ if we assume diode is ON \rightarrow we replace it by  Find i_d

check if $i_d > 0$ then the assumption is correct.




Find the state of D_1 & D_2 then find V_o ?

assume $V_{s1} = V_{s2} = 0.7$
 $r_{F1} = r_{F2} = 0 \Omega$

Sol

D_1	D_2
OFF	OFF
OFF	ON
ON	OFF
ON	ON

① - assume D_1 OFF & D_2 OFF.




* Find V_{D1} & V_{D2} ?

$$V_{D1} = 5V \quad (0 - (-5))$$

V_{D2} = No need to find it because D_2 is off.

② - assume diode 1 off & D_2 is on



Find V_{D1} & i_{D2} ?

$$i_{D2} \Rightarrow -5 + 5k i_{D2} + 0.7 + 10K (i_{D2} - 5) = 0$$

$$i_{D2} = \frac{10 - 0.7}{15} = 0.62 \text{ mA}$$

$$V_{D1} \Rightarrow V_{D1} + 10(i_{D2}) - 5 = 0$$

$$V_{D1} = 5 - 10i_{D2}$$

$$V_{D1} = -1.2V < V_{\gamma_1}$$


correct assumption

$$-5 + 5i_{D2} + V_D = 0$$

$$V_D = 5 - 5i_{D2}$$

$$V_D = 1.9V$$

* if $V_I = 4V$ find the states of the diodes ?




Find the status of D_1 & D_2

Given

$$V_{D1} = V_{D2} = 0.7$$


Solution:

assume D_1 & D_2 are off



Find $V_{D1} \rightarrow V_{D1} = 15V$ ON
wrong assumption

- assume D_1 off & D_2 ON
 find i_{D2}




$$-15 + 10I_1 + 5(I_1 - I_2) = 0$$

$$15I_1 - 5I_2 = 15 \rightarrow (1)$$

$$5(I_2 - I_1) + 0.7 + 10I_2 = 0$$

$$5I_2 - 5I_1 = -0.7 \rightarrow (2)$$



$$15I_2 - 5(15 + 5I_2) = -0.7$$

$$V_{D1} = 15 - 10I_2$$


$$15 - 10\left(\frac{4.3 \times 3}{40}\right) - 5I_2 - 5 - \frac{5}{3}I_2 = -0.7$$

wrong assumption

$$\frac{40}{3}I_2 = 4.3 \quad I_2 = \frac{4.3 \times 3}{40}$$

$$I_2 = I_{D2}$$

- assume D_1 on & D_2 off.



$$-15 + 5i_{D1} + 0.7 + 10i_{D1} = 0$$

$$i_{D1} = \frac{15 - 0.7}{15} = 70$$

$$V_{D2} \rightarrow V_{D2} = V_x - V_y$$


$$= \left(15 \times \frac{5}{15} \right) - (10 i_{D1})$$

$$= 5 - \frac{14.3 \times 10}{15}$$

$$= 5 - 9.5 < V_{D2}$$

D_2 is off.

correct assumption.



Find I_x
assume $V_s = 0.6V$


Solution - assume D_1, D_2 off.

$$V_{D1} = 0$$

$$V_{D2} = 10\text{V}$$

wrong assumption

- assume D_1 off D_2 ON



$$i_{D2} \Rightarrow \frac{9.4}{2.2} > 0$$

$$V_{D1} \Rightarrow$$

$$+10 + V_{D1} + 2.2 I_{D2} - 10 = 0$$

$$V_{D1} = -9.4 < V_{s1}$$


assumption correct.

Diode logic circuits :-

Ex: OR Gate




I_1	I_2	O
0	0	0
0	1	1
1	0	1
1	1	1




V_1	V_2	D_1	D_2	V_0
0V	0V	off	off	0V
5V	0V	ON	off	4.3V
0V	5V	off	ON	4.3V
5V	5V	ON	ON	4.3V

E x




V_1	V_2	D_1	D_2	V_0
0	0	ON	ON	0.7V
5	0	off	ON	0.7V
0	5	ON	off	0.7V
5	5	off	off	5V

and gate





Photodiode circuit



LED circuit

Seven segment display




Transistors :-


- ① Bipolar Junction transistor (BJT)
- ② Field Effect transistor (FET)

* BJT
↳ npn BJT
↳ pnp BJT

- npn BJT
structure :-





symbol :-



$$I_E = I_B + I_C$$

- pnp junction BJT
structure :-



always \rightarrow $I_E = I_B + I_C$

Modes of operation, for BJT :-

① forward Active mode (Active Region)

↳ BE junction is Forward biased

↳ BC Junction is Forward biased

- Applications

~~↳ switch~~ ↳ Amplifier circuit.

~~↳ logic circuit.~~

② Saturation Mode

↳ BE junction is forward biased

↳ BC junction is Forward biased

Applications

↳ switch

↳ logic circuit.

③ Inverse active mode

↳ BE junction is Reverse biased

↳ BC junction is ~~Reverse~~^{Forward} biased.

④ Cut-off Mode


↳ BE junction is Reversed biased

↳ BC junction is reversed biased

- Applications


↳ switch

↳ logic circuit



Some parameters of BJT from datasheet

β common emitter current gain $50 \leq \beta \leq 300$



$I_E = I_C + I_B$ (~~in forward active mode~~) (In All modes)




$I_E = (1 + \beta) I_B$

$I_E = I_C + \frac{I_C}{\beta}$


$I_E = \frac{1 + \beta}{\beta} I_C \Rightarrow I_E = \frac{I_C}{\alpha} \quad \alpha = \frac{\beta}{1 + \beta} = 0.999$
 $1 + \beta \approx 1$

α : common-base current gain

Current - Voltage Characteristic




without early effect



with early effect

$$r_o = \frac{V_A}{I_{CQ}}$$

\rightarrow Dc value of I_c



$\hookrightarrow 50 \ll V_A \ll 300$ Volt.

without Early effect.

$$I_c = I_s \left[e^{V_{BE}/V_T} \right]$$


with early effect.

$$I_c = I_s \left[e^{V_{BE}/V_T} \right] \left[1 + \frac{V_{CB}}{V_A} \right]$$

Leakage current \Rightarrow
Emitter is open

I_{CBO} is the collector leakage current in the common base configuration when emitter is open circuit.


Base is open
 I_{CEO} is the ~~collector~~ Emitter leakage current




$$I_{CEO} = \frac{I_{CBO}}{1 - \alpha} = \frac{B}{I_{CBO}}$$

$$\left(\frac{1}{1 - \alpha} \right) = B$$

Break down Voltage





$$BV_{CBO} = \frac{BV_{CEO}}{\sqrt[n]{\beta}}$$

Constant

$3 \leq n \leq 6$

Analysis of Transistor circuit

- ① DC analysis (Electronics 1), No AC source in the circuit.
- ② AC analysis (Electronics 2), when the circuit has AC source.

* DC analysis for BJT circuit.

We will study following Topics :-

- ① How to find the mode of operation
- ② Q-point and DC load line
- ③ Voltage transfer characteristics (v_{out} & v_{in})
- ④ Biasing
- ⑤ Applications of BJT :
 - 1- switch
 - 2- logic gates
 - 3- amplifier (Electronics 2)

How to find the mode of Operations?

Steps of solution

1- assume forward Active mode.

↳ Set $V_{BE} = V_{BE(ON)} = 0.7V$

Use $I_C = \beta I_B$

↳ input loop: (find I_B)

if $I_B \leq 0$
then cutoff
mode

↳ Find $I_C = \beta I_B$

↳ Find (output loop) V_{CE}

check if $V_{CE} > V_{CE(sat)}$

↓
0.2 or 0.3 V

((the assumption is correct))

otherwise : go to step 2

2- assume saturation mode

↳ set $V_{BE} = V_{BE(ON)} = 0.7V$

↳ set $V_{CE} = V_{CE(sat)}$

↳ input loop: find I_B

↳ output loop: find I_C

check if $I_C \leq \beta I_B$


[[correct assumption]]

➔ otherwise: if the assumption is cutoff

$I_C = I_B = I_E = 0$

Ex. Find the mode of Operation for the BJT in the following circuit :-

Given $V_{CE} = 0.2V$, $\beta = 100$, $V_{BE(\text{on})} = 0.7V$



~~$V_{BE} = 0.7V$~~

1- assume forward mode

$V_{BE} = 0.7V$

$I_C = \beta I_B$

input loop (KVL) $-8 + 220 I_B + V_{BE} = 0$

output loop (KVL) $-10 + 4 I_C + V_{CE} = 0$

$-8 + 220 I_B + V_{BE} = 0$

$-8 + 0.7 + 220 I_B = 0$

$I_B = 0.0332 \text{ mA} = 33.2 \mu\text{A}$

$I_C = \beta I_B = 3.32 \text{ mA}$

→ output loop ⇒ $-10 + 4 I_C + V_{CE} = 0$

$V_C = 10 - 4 (3.32 \text{ mA}) \cdot 4 \cdot 10^3$

$V_C = -3.28 \text{ V} \} V_{CE(\text{sat})}$

No, Wrong assumption

$$\begin{aligned} \hookrightarrow \text{set } V_{BE} &= 0.7 \text{ V} \\ V_{CE} &= 0.2 \text{ V} \end{aligned}$$

\hookrightarrow input loop

$$-8 + 220 I_B + 0.7 \text{ V} = 0$$

$$I_B = 33.2 \mu\text{A}$$

\hookrightarrow output loop

$$-10 + 4 I_C + 0.2 = 0$$

$$I_C = 2.45 \text{ mA}$$

$$I_C < \beta I_B$$

$$2.45 < 3.32 \text{ mA (Yes)}$$

the assumption is correct.

The Transistor is in saturation mode.

Note: if we measure the value of I_B , I_C , V_{CE} then the values will be

$$I_B = 33.2 \mu\text{A}$$

$$I_C = 2.45 \text{ mA}$$

$$V_{CE} = 0.2 \text{ V}$$


So, this circuit operate at these values
then we call these values
(operation point values)
OR Q point values

Find the power dissipated by BJT

$$P_T = I_B V_{BE} + I_C V_{CE} \approx I_C V_{CE}$$

$$P_T = 2.45 \times 10^{-3} \times 0.2 \text{ mW}$$

Ex: Given $V_{BE(\text{ON})}$, $V_{CE(\text{sat})} = 0.2 \text{ V}$, $\beta = 75$



- ① Find the type of the transistor
- ② determine all currents and voltages
- ③ Find the mode of operation
- ④ Find V_{CE} , V_{BC} , V_B , V_E
- ⑤ Find the power dissipated by the transistor
- ⑥ Find the Q-point values
- ⑦ find and draw the DC load line
- ⑧ How can you move the mode of operation to saturation mode?
- ⑨ Can we use this circuit as amplifier? why?

a) npn BJT

b) ✓

c) assume forward mode

→ input loop to find I_B

$$V_{BE} = 0.7$$

$$-6 + 25I_B + 0.7 + 0.6I_E = 0$$
$$(1+\beta)I_B$$

$$I_B = 75.1 \mu A$$

$$I_C = \beta I_B = 5.63 \text{ mA}$$

→ output loop

→ output loop

$$(1+\beta)I_B$$

$$-12 + I_C 0.4 + V_{CE} + I_E 0.6 = 0$$

$$V_{CE} = 6.32 \text{ V}$$

correct assumption

$$V_{CE} > V_{CE(sat)}$$

∴ Forward active mode

d) $-V_C + V_{CE} + 0.6I_E = 0$ KVL

$$V_C = 6.32 \text{ V} + 0.6I_E$$

$$V_C = 9.74 \text{ V}$$

$$V_{BC} = -V_{CE} + V_{BE}$$

$$V_{BC} = -6.32 + 0.7 \text{ V}$$

$$V_{BE} \Rightarrow V_{BC} = V_B - V_C$$

$$V_B = V_{BC} + V_C \quad \checkmark \quad \sim$$

$$V_{CE} = V_C - V_E$$

$$V_E \Rightarrow V_E = V_C - V_{CE} \quad \checkmark \quad \sim$$

$$\textcircled{e} \quad P_T = I_C \times V_{CE} + I_B \times V_{BE} \approx I_C \times V_{CE} \text{ mW}$$

$$\textcircled{f} \quad I_{BQ}, I_{CQ}, V_{CEQ}$$

$I_{BQ} = 75.1 \mu\text{A}$
$I_{CQ} = 5.63 \text{ mA}$
$V_{CEQ} = 6.32 \text{ V}$


\textcircled{g} DC load line : $I_C \propto V_{CE}$ (from the output loop)

$$\text{KVL}$$

$$-12 + I_C(0.4) + V_{CE} + 0.6 \left(\frac{1+\beta}{\beta} \right) I_C = 0$$

$$I_C = \frac{12 - V_{CE}}{0.4 + \left(\frac{76}{75} \right) 0.6}$$

\Rightarrow DC load line
 \Rightarrow (Output DC Load) line



(h) 1. increase I_B by $[V_{BB} \uparrow \text{ OR } R_B \downarrow]$
 OR $R_E \downarrow$


$$I_B = \frac{V_{BB} - V_{BE}(\text{on})}{R_B + (1 + \beta)R_E}$$

2. decrease V_{CC}

3. decrease the slope of DC load line
 by: $R_C \uparrow$ OR $(R_E \uparrow)$

ترمیم
 R_E
 اگر R_E در
 input and
 output loop

Ex



Find the value of R_B such that $V_{ECQ} = 2.5V$

Given

- $V_{BE(ON)} = 0.7V$
- $V_{EC(sat)} = 0.2V$
- $\beta = 60$

PNP BJT

Forward active mode since $V_{ECQ} > V_{EC(sat)}$

Output loop

$$-5 + 2I_E + V_{ECQ} = 0$$

$$I_E = 1.25 \text{ mA}$$

$$I_C = \frac{\beta}{1+\beta} I_E = 1.23 \text{ mA}$$

$$I_B = \frac{I_C}{\beta} = 0.0205 \text{ mA}$$

Input loop

$$-5 + 2I_E + 0.7 + R_B I_B - 2 = 0$$

$$R_B = 185 \text{ k}\Omega$$

⑤ Find Dc load line

$I_C \propto V_{EC}$
Output loop

$$-5 + 2 I_E + V_{EC} = 0$$

$$-5 + 2 \left(\frac{1+\beta}{\beta} \right) I_C + V_{EC} = 0$$

$$I_C = \frac{5}{2.03} - \frac{V_{EC}}{2.03}$$

⑥ Find the range of R_E that will keep the transistor in the forward active mode.

in the forward active region

V_{ECQ} must be $> V_{EC(sat)}$

$$V_{ECQ} > 0.7V$$

$$-5 + R_E I_E + V_{ECQ} = 0$$

$$V_{ECQ} = 5 - R_E I_E$$

$$5 - R_E I_E > 0.7$$

$$4.3 > R_E I_E$$

input loop

$$-5 + R_E I_E + 0.7 + 185 \left(\frac{I_E}{1+\beta} \right) - 2 = 0$$

$$\left[R_E + \left(\frac{185}{1+\beta} \right) \right] I_E - 6.3 = 0$$

- Assume forward active mode

~~-5 + 0.5 I_C +~~

input loop

$$-5 + I_E - 5 = 0$$

$$I_E = 4.35 \text{ mA}$$

$$I_B = \frac{I_E}{\beta + 1} = 43.1 \mu\text{A}$$

$$I_C = \beta I_B = 4.31 \text{ mA}$$

output loop

$$-5 + 0.5 I_C + V_{CE} + I_E - 5 = 0$$

$$V_{CE} = 3.45 \text{ V} > V_{CE}(\text{sat})$$

Forward active mode.

Q point values

$$I_{BQ} = 43.1 \mu\text{A}$$

$$I_{CQ} = 4.31 \text{ mA}$$

$$V_{CE} = 3.45 \text{ V}$$

Dc load line in output loop

$$-5 + 0.5 I_C + V_{CE} + I_E - 5 = 0$$


$$\downarrow \left(\frac{\beta + 1}{\beta} \right) I_C$$

$$I_C = \frac{10 - V_{CE}}{1.51}$$

$$\text{slope} = \frac{-1}{1.51}$$

Example

pnp BJT



Given $I_{EQ} = 0.5 \text{ mA}$

$V_{ECQ} = 4 \text{ V}$

$\beta = 120$

$V_{EB(\text{on})} = 0.7 \text{ V}$

$V_{EC(\text{sat})} = 0.2$

Find R_E and R_C

Input loop

$$-5 + I_{EQ} R_E + 0.7 + \beta I_B = 0 \Rightarrow 20 I_E$$

$R_E = 8.52 \text{ k}\Omega$


output loop

$$5 + R_E I_E + V_{EC} + R_C I_C - 5 = 0$$

$R_C = 3.51 \text{ k}\Omega$

NPN BJT Junction T

Example :-



Find Dc load

Line Given

$$\beta = 100$$


$$V_{BE(ON)} = 0.7 \text{ V}$$

$$V_{CE(sat)} = 0.2 \text{ V}$$

طریقہ
دیکھو!

* * * * *

* $V_o \propto V_i$




$$\beta = 120$$

$$V_{CE(sat)} = 0.2 \text{ V}$$

$$V_{BE(ON)} = 0.7 \text{ V}$$

Draw $V_o \propto V_i$



① Cutoff mode

$$I_C = I_E = I_B = 0 \text{ A}$$

$$V_{\text{output}} = 5 \text{ V}$$

② Saturation

$$V_{CE} = V_{CE(sat)}$$

$$V_{CE} = 0.2 \text{ V} \text{ SO } V_o = V_{CE} = 0.2 \text{ V}$$

forward - active mode :-
output loop :-

$$-5 + 5I_c + V_o = 0$$

$$V_o = 5 - 5I_c \quad \text{--- (1)}$$

Input loop

$$-V_i + 150I_B + 0.7 = 0$$

~~$$V_i = 150I_B$$~~

$$I_B = \frac{V_i - 0.7}{150} \quad \text{--- (2)}$$

$$I_E = \beta I_B$$


in 1) $V_o = 5 - 5 \times 120 \left(\frac{V_i - 0.7}{150} \right)$

Had ~~$V_o = 5 - 4V_i + 2.8$~~ $V_o = 5 - 4V_i + 2.8$

$$V_o = 7.8 - 4V_i = V_{ce}$$

Sat $\rightarrow V_o = 0.2$

Ex



→ at sat kvl

$$-5 + 0.2 + V_o = 0$$

$$V_o = 5 - 0.2 = 4.8 \text{ V}$$

in forward

Output loop $V_o = 8 I_c$


input loop $-5 + 0.57 + 200 I_B + V_I = 0$

$$I_B = \frac{4.3 - V_I}{200}$$

$$V_o = 8 B \left(\frac{4.3 - V_I}{200} \right)$$

$$V_o = \frac{640}{200} (4.3 - V_I)$$

$$V_o = 13.76 - 3.2 V_I$$




Biasing :-

How to connect the Dc sources into the transistor signal circuits.

Types of Biasing

- ① single Base ~~transistor~~ Resistor Biasing
- ② Voltage divider Biasing
- ③ positive and ~~voltage~~ negative Voltage Biasing

* Single Base resistor biasing



AC source

Advantage

- 1- simple (only one Resistor) is used. " R_B "


Disadvantage

- 1- Unstable Q-point values
(the Q point varies depends on β)

β changes with temperature

Single Base Resistor Biasing

Ex:-



Find

β	I_{BQ}	I_{CQ}	V_{CEQ}
50	10 μ A	0.5 mA	9V
100	10 μ A	1 mA	6V
150	10 μ A	1.5 mA	3V

Unstable

For $\beta = 100$

$I_{BQ} \Rightarrow$

$$-12 + 1.13 \times 10^6 I_B + 0.7 = 0$$

$$I_{BQ} = 10 \mu A$$


$$I_{CQ} = \beta I_{BQ} = 100 \times 10 \mu A = 1 mA$$

V_{CEQ} (out put loop)

$$-12 + 6 I_{CQ} + V_{CEQ} = 0$$

$$V_{CEQ} = 6V$$



② Voltage divider Biasing



advantages

① low values of Resistor (not in $M\Omega$)

② - Stable Q-points.



$$R_{th} = R_1 \parallel R_2$$

$$V_{th} = V_{cc} \frac{R_2}{R_1 + R_2}$$

Input loop $\Rightarrow -V_{th} + R_{th} I_B + 0.7 + R_E (1+B) I_B = 0$

$$I_B = \frac{V_{th} - 0.7}{R_{th} + R_E (1 + \beta)}$$

$$I_C = \beta (V_{th} - 0.7) / (R_{th} + R_E (1 + \beta))$$

β ثابت
 و اعطاء قيم
 القاسم تقريبا ملغ (تقريباً)

To get more stable Q-points, we need

$$R_{th} < (1 + \beta) R_E$$

So $I_C \approx \frac{V_{th} - 0.7}{R_E}$ (independent on β)

تقریباً

as a rule for stability


$$R_{th} = 0.1 (1 + \beta) R_E$$

For $\beta = 100$, $V_{CC} = 5V$, $R_C = 1k\Omega$, $R_E = 0.51k\Omega$, $R_1 = 21k\Omega$, $R_2 = 8.9k\Omega$


β	I_{CQ}	V_{CEQ}
50	1.8 mA	5.67 V
100	2.16 mA	4.81 V
150	2.32 mA	4.40 V

تقریباً (stable Q-points)

3 positive and negative voltage Biasing



DC eq. circuit
 \Rightarrow



Input loop

$$I_B = 0 + 0.7 + (1 + \beta) I_B \cdot 2k - 5 = 0$$

$$I_B = \frac{5 - 0.7}{2(1 + \beta)}$$

$$I_C = \beta I_B = \beta \left(\frac{5 - 0.7}{2(1 + \beta)} \right) \approx \frac{5 - 0.7}{2}$$

stable I_C

independent on β




advantage

- ① Stable Q-points

Application of BJT

- ① switch (BJT should be in saturation and cutoff modes)
- ② logic circuit (= = = = =)
- ③ Amplifier (BJT should be in forward active mode)

switch (electronic switch)



To set the transistor in saturation

~~IC > B IB~~ $I_C < B I_B$

$$\frac{V_S - 0.2}{R_L} < B \left(\frac{V_I - 0.7}{R_B} \right)$$

$$\frac{V_S}{R_L} < B \frac{V_I}{R_B}$$

∴ $V_I = V_S$


$$\frac{1}{R_L} < \frac{B}{R_B}$$

$\frac{R_B}{R_L} < B$

in saturation \rightarrow switch is ON
 in cutoff \rightarrow switch is off.


Logic circuits

\Rightarrow inverter (Not).



V_I	mode	V_{out}
0 \rightarrow 0	cutoff	5 \rightarrow 1
1 \rightarrow 5	Saturation	0.2 \rightarrow 0

NOR gate



V_1	V_2	Q_1	Q_2	V_{out}
0	0	cutoff	cutoff	5
0	5	sutoff	sat	0.2
5	0	sat	cutoff	0.2
5	5	sat	sat	0.2

$v_{ce} > 2.5$
 $v_{ce} < 2.5$


logically
 (1)
 (0)

Amplifiers


Why should the transistor be ON ^{Forward} ~~sat~~ mode?

↓

BJT should be in forward mode




$$V_I = 5 + 3 \sin \omega t$$



Field-effect Transistor (FET)

advantage of FET over BJT

- small size.
- low power dissipation,
- high input impedance.



$$V_I = V_S \frac{R_H}{R_H + R_S}$$

$$V_I \approx V_S \quad (\text{if } R_H \gg R_S)$$

Ex: Given $\beta = 100$ for both transistors.


$$I_{C1} = I_{C2} = 0.8 \text{ mA}$$

$$V_{EB1} = 0.7 \text{ V} = V_{EB2}$$

$$V_{CE1} = 3.5 \text{ V}$$

$$V_{CE2} = 4 \text{ V}$$


Find R_{E1} , R_{C1} , R_{E2} , R_{C2} ?




So both are forward active mode

$$I_{B2} = I_{B1} = \frac{I_{C1}}{\beta} = 8 \mu\text{A}$$

$$I_{E1} = I_{E2} = (1 + \beta) I_{B1} = 0.808 \text{ mA}$$





$$-5 + 50I + 100I - 5 = 0$$

$$I = \frac{10}{150} \text{ mA}$$

$$V_{th} = -5 + \frac{10}{150} \times 100 = 1.66V$$

input loop 1

$$-5 + R_{E1} + I_{E1} \cdot 0.7 + 33.3 I_{B1} + 1.66 = 0$$

$$R_{E1} = 2.93k\Omega$$

~~output loop 1~~

output loop 1

$$-5 + I_{E1} R_{E1} + 3.5 + R_{C1} (I_{C1} - I_{B2}) - 5 = 0$$

$$R_{C1} = 5.215k\Omega$$

input loop 2

$$-5 + R_{C1} \times (I_{C1} - I_{B2}) + 0.7 + R_{E2} I_{E2}$$

$$R_{E2} = 4.25k\Omega$$

output loop 2

$$-5 + R_{C2} I_{C2} + 4 + R_{E2} I_{E2} - 5 = 0$$

$$R_{C2} = 3.215k\Omega$$

Field Effect transistor (FET) :-

types :-

① **MOSFET** : metal oxide semiconductor field effect transistor.

L (a-) **N-MOSFET** n-channel MOSFET

(b-) **P-MOSFET** p-channel MOSFET

(c-) **CMOS** : Complementary MOSFET

② **JFET** : junction FET.

① p-n junction FET


metal semiconductor FET (MSFET)

N-MOSFET → enhancement mode
↳ depletion mode


P-MOSFET → enhancement mode
↳ depletion mode


MOSFET :-

n-channel




p-channel






if $V_{GS} > V_{TN}$ then $I_D > 0$
 if $V_{GS} < V_{TN}$ then $I_D = 0$

V_{TN} : Threshold Voltage




Current - Voltage Characteristic




$$V_{DS(sat)} = V_{GS} - V_{TN}$$


mode of operation For FET

- ① saturation
 - ② Non saturation
 - ③ cutoff.
- ↳ Triode region



saturation → amplifier
 cutoff / Non-sat
 ↓
 switch and logic circuit.





$V_{ES} \uparrow$
 $V_{GS} - V_{ES} \downarrow$
 $E \downarrow$



Enhancement mode:-

means that a voltage (V_{GS}) must be applied to the Gate to create the channel.

⇒ For n-channel a positive gate voltage ($V_{GS} > 0$) must be applied ~~to~~ to create n-channel.

⇒ For p-channel a negative gate voltage ($V_{GS} < 0$) must be applied to create p-channel.

Depletion mode:-

means that a channel exists at zero gate voltage



⇒ a negative gate voltage ($V_{GS} < 0$) must be applied to the n-channel depletion mode MOSFET to turn the device off.

⇒ a positive gate voltage ($V_{GS} > 0$) must be applied to the p-channel depletion mode MOSFET to turn the device off.


* **C MOSFET**

Uses both n-channel and p-channel in the same circuit

* enhancement mode :-



depletion region mode :-



DC analysis of FET circuits :-

NMOSFET

From input loop

$$\Rightarrow V_{DS(sat)} = V_{GS} - V_{TN}$$

→ +ve for enhancement mode

→ -ve for depletion mode

if $V_{DS} > V_{DS(sat)}$, then saturation

From output loop

$$I_D = K_n (V_{GS} - V_{TN})^2$$


↓ conduction parameter (A/V^2)

if $V_{DS} < V_{DS(sat)}$

Non-saturation region :-

$$I_D = K_n (2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2)$$

Note if $V_{DS} < V_{TN}$ then cutoff mode.
($I_D = 0$)



P-MOSFET

$$\Rightarrow V_{SD(sat)} = V_{SG} + V_{TP}$$

$V_{TP} < 0$ for enhancement mode
 $V_{TP} > 0$ for depletion mode.

if $V_{SD} > V_{SD(sat)}$ then \rightarrow saturation mode.


$$i_D = \frac{k_p}{2} (V_{SG} + V_{TP})^2$$

k_p conduction parameter (A/V^2)

if $V_{SD} < V_{SD(sat)}$ then \rightarrow Non-saturation mode.

$$i_D = k_p (2(V_{SG} + V_{TP})V_{SD} - V_{SD}^2)$$

Example



Given

$$k_n = 0.1 \text{ mA/V}^2$$


$$V_{TN} = 1V$$

FIND ① the mode of operation

② Q-point values

$(I_{DQ}, V_{DSQ}, V_{GSQ})$

③ DC load line






Solution

type: n channel mosFET Enhancement mode

⇒ assume saturation mode

input loop (to find V_{GS})



$V_{GS} = 2V > V_{TN}$

so it's not in cutoff.

$$V_{DS}(\text{sat}) = V_{GS} - V_{TN} = 1 \text{ V}$$

output loop (to find V_{DS})

$$-5 + 20(I_D) + V_{DS} = 0$$

$$I_{D(\text{sat})} = k_n (V_{GS} - V_{TN})^2$$

$$I_D = 0.1 \text{ mA}$$

$$-5 + 20(0.1) + V_{DS} = 0$$

$$V_{DS} = 3 \text{ V}$$

$$V_{DS} > V_{DS}(\text{sat})$$

Saturation mode ✓

② $I_{DQ} = 0.1 \text{ mA}$


$$V_{DSQ} = 3 \text{ V}$$

$$V_{GS} = 2 \text{ V}$$

③ I_D with V_{DS} .

$$-5 + 20I_D + V_{DS} = 0$$

$$I_D = \frac{5 - V_{DS}}{20}$$



DC load line

$V_{GSQ} \uparrow$

$R_{DT} \uparrow$

$V_{DD} \downarrow$


For Non

Sat mode

Find the power dissipated by Transistor

$$P_T = I_D * V_{DSQ} = 0.1 \text{ mA} * 3 \text{ V} = 0.3 \text{ mW}$$

Example




p channel enhancement
MOSFET

Given $V_{Tp} = -0.8 \text{ V}$
 $k_p = 0.2 \text{ mA/V}^2$


Find

- 1- mode of operation .
- 2- Q-points values .
- 3- the slope of D_S load line .

Solution



assume saturation mode :-



$$-5 + V_{SG} + 2.5 = 0$$

$$V_{SG} = 2.5V$$

$$V_{SG} > V_{TP} \quad \checkmark$$

Not in the cutoff mode

$$V_{SD}(\text{sat}) = V_{SG} + V_{TP}$$

$$2.5 - 0.8 = 1.7V$$

$$I_D = K_p (V_{SG} + V_{TP})^2 = 0.2 \times (2.5 - 0.8)^2 = \underline{\underline{0.578 \text{ mA}}}$$

Output loop

$$-5 + V_{SD} + 7.5(0.578 \text{ mA}) = 0$$

$$V_{SD} = 5 - 5(0.578) = 0.665V$$

check

$$V_{SD} < V_{SD}(\text{sat})$$

so Non-sat mode

~~is~~

$$V_{SG} = 2.5 \text{ V}$$

$$I_D = k_p (2(V_{SG} - V_{TP}) V_{SD} - V_{SD}^2)$$

$$I_D = 0.2 \left[(2)(2.5 - 0.8) * \overset{V_{SD}}{V_{SD}} - \overset{V_{SD}^2}{(V_{SD}^2)} \right]$$

$$I_D = 0.68 V_{SD} - 0.2 V_{SD}^2 \quad \text{--- (1)}$$

from output loop

$$-5 + V_{SD} + 7.5 I_D = 0 \quad \text{--- (2)}$$

from (1) & (2)

$$\rightarrow I_D = 0.515 \text{ mA}$$

$$\rightarrow V_{SD} = 1.14 \text{ V} \quad \text{or} \quad 2.93 \text{ V}$$

since we need $V_{SD} < V_{SDQ}$
(Non-sat mode)

$$V_{SDQ} = 1.14 \text{ V}$$

$$I_{DQ} = 0.515 \text{ mA}$$

$$V_{SG} = 2.5 \text{ V}$$


output loop

$$-5 + V_{SD} + 7.5 I_D = 0$$

$$I_D = \frac{5 - V_{SD}}{7.5}$$

$$\text{Slope} = -\frac{1}{7.5}$$

Example :



$I_{DQ} = 100 \mu A$

$V_{SDQ} = 3 V$


$V_{R_S} = 0.8 V$

$k_p = 100 \mu A / V^2$

$V_{TP} = -0.4 V$

Find R_1 , R_S , R_D and mode of operation:-

Type: PMOSFET Enhancement mode.



$$R_S = \frac{V_{RS}}{I_{DQ}} = 8K\Omega$$

assume saturation mode.

$$I_D = k_p (V_{SG} + V_{TP})^2$$

$\leftarrow \begin{matrix} 100\mu A \\ 100\mu A/V^2 \\ -0.4 \end{matrix}$

$$V_{SG} = \sqrt{\frac{I_D}{k_p}} - V_{TP} = 1.4V$$

$$V_{SD(sat)} = V_{SG} + V_{TP} = 1.4 - 0.4 = 1V$$

$$V_{SDQ} > V_{SD(sat)} \quad \text{Yes } \checkmark$$

saturation mode

Output loop

$$-2.5 + \overset{0.8}{\cancel{R_S}} + V_{SDQ} + I_D R_D = 2.5 = 0$$

$\nearrow 3V$ $\nearrow 100\mu A$

$R_D = 12K\Omega$

to find R_1

$$-2.5 + \overset{0.8}{V_{RS}} + \overset{1.4}{V_{SG}} + V_G = 0$$

$V_G = 0.3V$

$$I_{R1} = I_{R2} = \frac{V_G - 2.5}{R_2} = \frac{0.3 - (-2.5)}{200K\Omega} = 0.014mA$$

$$I_{R_1} = \frac{2.5 - V_G}{R_1}$$

$$0.014 = \frac{2.5 - 0.3}{R_1}$$

$$R_1 = 157 \text{ k}\Omega$$

$$V_{SG} = V_S - V_G$$

$$1.4 = V_S - 0.3$$


$$V_S = 1.7$$

$$V_{SD} = V_S - V_D$$

$$3 = 1.7 - V_D$$

$$V_D = -1.3 \text{ V}$$

Example 3



Find R_S and R_D such that

$$I_{DQ} = 0.5 \text{ mA} \quad V_{TN} = 1.2 \text{ V}$$

Q. $V_{DSQ} = 4V$ Given $k_n = 0.25 \text{ mA/V}^2$
type NMOSFET enhancement mode.

assume saturation

$$I_{DQ} = k_n (V_{GS} - V_{TN})^2$$

$$0.5 \text{ mA} = 0.25 (V_{GS} - 1.2)^2$$

$$V_{GS} = 2.614 \text{ V}$$

$$V_{DS} = V_{GS} - V_{TN}$$

$$V_{DS}^{(sat)} = 2.614 - 1.2 = 1.414 \text{ V}$$

$V_{DSQ} > V_{DS}^{(sat)} \Rightarrow$ Saturation mode

input loop =

$$V_{GS} + I_D R_s - 5 = 0$$

$$2.614 + 0.5 \times 10^{-3} R_s - 5 = 0$$


$$R_s = 4.77 \text{ k}\Omega$$

\Rightarrow output loop (R_D ?)

$$-5 + R_D I_D + V_{DS} + R_s I_D - 5 = 0$$

$$R_D = 7.23 \text{ k}\Omega$$

Example



Given $I_Q = 250 \mu A = I_D$

$V_D = 2.5 V$

$V_{TN} = 0.8 V$

$k_n = 120 \mu A/V^2$

Find R_D and mode of operation

$$R_D = \frac{5 - 2.5}{I_D} = R_D = 10K \Omega$$

⇒ assume saturation mode

$$I_D = k_n (V_{GS} - V_{TN})^2$$

$V_{GS} = 2.24 V$

$$V_{DS(sat)} = V_{GS} - V_{TN} = 2.24 - 0.8 = 1.44 V$$

$$V_{DS} = V_D - V_S$$

$$V_{DS} = 2.5 + 2.24$$

$$V_{DS} = 4.74 V$$


$$V_{DS} > V_{DS(sat)}$$

$$V_{GS} = V_G - V_S$$

$$2.24 = 0 - V_S$$

$$V_S = -2.24 V$$

saturation mode



Type
N mosFET enhancement

Given $V_{TN} = 0.8V$

$$k_n = 0.05 \text{ mA/V}^2$$

find the mode of operation and Q-point values

→ assume saturation

$$V_{DS(\text{sat})} = V_{GS} - V_{TN}$$

$$V_{DS(\text{sat})} = V_{DS} - V_{TN}$$

check

$$V_{DS} > V_{DS(\text{sat})}$$

~~is~~

✓ Yes

∴ saturation mode

$$I_D = k_n (V_{GS} - V_{TN})^2 \quad \text{--- (1)}$$

output loop

$$-5 + V_{DS} + 10I_D = 0$$

$$V_{DS} = 5 - 10I_D \quad \text{--- (2)}$$

Sub (2) in (1)

$$I_D = k_n (5 - 10I_D - 0.8)^2$$



Sub then ↓


$$V_{DS} = V_{GS} = -3.27 \text{ or } 2.87 \text{ V}$$

$$V_{GS} > V_{TN}$$

$$\text{So } V_{DS} = V_{GS} = 2.87 \text{ V}$$

$$I_D = k_n (2.87 - 0.8)^2 \text{ mA}$$

Example 0.5



type :- nmosFET
depletion mode

Given $V_{TN} = -2\text{V}$ ⇒

$$k_n = 0.1 \text{ mA/V}^2$$

depletion
Depletion

Find Q point values and the mode of operation

$V_{GS} = 0 > V_{TN}$ (not cutoff mode)
Assume Saturation mode.

$$V_{DS(sat)} = V_{GS} - V_{TN}$$

$$V_{DS(sat)} = 2V$$

$$I_D = k_n (V_{GS} - V_{TN})^2$$

$$I_D = 0.1 (0 + 2)^2 = \boxed{0.4 \text{ mA}}$$

Output loop =

$$-5 + V_{DS} + 0.4(5) = 0$$

$$V_{DS} = 5 - 2 = 3V$$

$$V_{DS} > V_{DS(sat)}$$

$$3 > 2$$

Saturation mode

Qpoint

$$V_{GSQ} = 0$$

$$V_{DSQ} = 3V$$

$$I_D = 0.4 \text{ mA}$$

DC load line

$$I_D = \frac{5 - V_{DS}}{5}$$

$$I_D = \frac{5 - V_{DS}}{5}$$

$$I_D = \frac{5 - V_{DS}}{5}$$


Basic application of MOSFET

- ① switch (inverter)
- ② logic
- ③ Amplifier

* Switch (inverter)

⇒ advantage of electronic switch over mechanical switch is

- 1- Small size.
- 2- Reliability ⇒ ~~less maintenance~~ (less maintenance)
- 3- Speed
- 4- power dissipation.
- 5- Controllable



if $V_I < V_{TN}$ (Low) \Rightarrow (cut off)

$I_D = 0$

$V_{out} = V_{DD}$ (high)

open switch

inverter


if $V_I > V_{TN}$
 $V_{GS} > V_{TN} \rightarrow$ (saturation mode)

if V_I is increased

$V_{DS} > V_{GS} - V_{TN}$

$V_{DS(sat)} \leftarrow V_{DS}$

going to Non-saturation mode



(it works in Non-sat mode)

maximum value of $V_I = V_{DD} \Rightarrow$ maximum I_D
 $V_{GS} = V_{DD}$ (switch is closed)


$$I_D = k_n (2(V_{GS} - V_{TN}) V_{DS} - V_{DS}^2)$$

V_{out} (minimum) = \downarrow


(Low)

as an inverter.

logic circuit



NOR



V_1	V_2	Q_1	Q_2	V_o
0	0	cutoff	cutoff	5V
5	0	non-sat	cutoff	Low
0	5	cutoff	non	low
5	5	non-sat	non sat	Low