


* TTL:

- DTL vs. TTL: 1. TTL less silicon surface than DTL (2 diodes).
- 2. The propagation delay is improved.
- 3. Unnecessary to add R_D for charge removing.
- 4. TTL can be designed as Tristate logic gate.


• Comparison (DTL & TTL): $I_{RD} = \frac{V_{BE(sat)}}{R_D}$, $|I_{B,0}| = \frac{V_{CC} - V_{CE(sat)} - V_{BE(F.A.)}}{R_B}$, factor of P improvement = $\frac{|I_{B,0}|}{|I_{RD}|}$

• Basic TTL:



• VTC:

$V_{OH} = V_{CC}$
$V_{OL} = V_{CE(sat)}$
$V_{IL} = V_{BE(F.A.)} - V_{CE(sat)}$
$V_{IH} = V_{BE(sat)} - V_{CE(sat)}$



• TTL with Totem Pole:

"3-Break Points"


* Purpose of each element:

Q_I → shifting of transition
 → pull down of Q_S

R_B → Limits I_{IL}

D_L → level shifting between
 V_{CC} & output.

	Zero	V_{OH}	V_B	V_{OL}
Q_I	SAT	SAT	SAT	R.A.
Q_S	OFF	F.A.	F.A.	SAT
G_P	OFF	OFF	F.A.	SAT
Q_O	F.A.	F.A.	F.A.	OFF
D_L	-	EOC	EOC	OFF



Q_S → provide base driving current to Q_O , B-E Level shifting for shift of transition width, pull down of Q_P .

Diodes → To limit -ve swing of the inputs to one diode drop below ground.

$V_{CA,B}$ → Provide logic inversion to OH driver.

R_C → Provide active current sourcing pull down.

R_D → Discharge path for saturation stored charge of Q_O .

Q_P → Provide active current sourcing pull up.

R_{CP} → Part of active pull-up, limits current spike during OH to OL transition.

* FAN-OUT:

$$I_{IL} = \frac{V_{CC} - V_{BE(sat)} - V_{CE(sat)}}{R_B} \dots ①$$

$$I_{RD} = \frac{V_{BE(sat)}}{R_D} \dots ②$$

$$I_{C,S} = I_{P,C} = \frac{V_{CC} - V_{CE(sat)} - V_{BE(sat)}}{R_C} \dots ③$$

$$I_{B,S} = -(1 + \beta_R) I_{B,I} \dots ④$$

$$I_{B,I} = \frac{V_{CC} - V_{BC(R.A.)} - V_{BE(sat)} - V_{BE(sat)}}{R_B} \dots ⑤$$

$$I_{E,S} = |I_{B,S}| + I_{C,S} \dots ⑥$$

$$I_{B,O} = I_{E,S} - I_{RD} \dots ⑦$$

$$I_{OL} = \beta_F \sigma I_{B,O} \dots ⑧$$

$$N = \frac{I_{OL}}{I_{IL}} \dots ⑨$$

$V_{OH} = V_{CC} - V_{BE(on)} - V_D(on)$
$V_{OL} = V_{CE(sat)}$
$V_{IL} = V_{BE(F.A.)} - V_{CE(sat)}$
$V_{IH} = V_{BE(sat)} + V_{BE(sat)} - V_{CE(sat)}$
$V_{IB} = V_{BE(F.A.)} + V_{BE(F.A.)} - V_{CE(sat)}$
$V_{OB} = V_{CC} - I_{RC} R_C - V_{BE(F.A.)} - V_{DL(on)}$
$I_{RC} \approx I_{RD} = \frac{V_{BE(F.A.)}}{R_D}$


* Power Dissipation:

$$I_{CC(OL)} = ③ + ④$$

$$\Rightarrow P_{diss} = \frac{I(OH) + I(OL)}{2} \cdot V_{CC}$$

$$I_{CC(OH)} = \frac{V_{CC} - V_{BE(sat)}}{R_B}$$

2

***Special TTL:**

→ Power diss. :

$$I_{OL} = \frac{V_{CC} - V_{BE}(\text{sat})}{R_{CP}} + \frac{V_{CC} - V_{ac}(R.A) - V_{BE}(\text{sat}) - V_{CE}(\text{sat})}{R_B}$$

$$I_{OH} = \frac{V_{CC} - V_{BE}(\text{sat}) - V_{CE}(\text{sat})}{R_B}$$

$$P_{\text{diss}} = \frac{I_{OH} + I_{OL}}{2} \cdot V_{CC}$$

***STTL:** • Resistors ↑ → $I \downarrow, N \downarrow, P \downarrow$, propagation delay ↑

• Main advantage of STTL: Improve Transient Times.


• SBJT vs. BJT: Base Region metal contact is Extended to overlap part of the collector N-region.

• Mode of Operations: *Forward: $V_{BE}(FA) = 0.7V$.

*ON HARD: $V_{BE} = 0.8V$. $\Rightarrow \text{Total } I_C' = PI_B + I_{SBD}$
 $V_{CE} = 0.5V$. $I_C(\text{HARD}) = P_F I_B$
 $V_{BC} = 0.3V$.


*Reverse Mode:

$$I_B' = -I_C' = I_{SBD}$$
 $V_{DC}(RS) = 0.3V$
 $I_E = 0$



• VTC:

$$V_{OH} = V_{CC}$$
 $V_{OL} = V_{CE}(\text{ON HARD})$
 $\text{Logic swing} = V_{OH} - V_{OL}$

***STTL:**→ Narrower transition width & improved Noise Margins which achieved using Q_D .

States:	Q_I	Q_S	Q_P	Q_{P2}	Q_D	Q_O
V_{OH}	HARD	OFF	EOC	EOC	OFF	OFF
V_{OL}	R.A	HARD	F.A	OFF	HARD	HARD

• VTC:

$$V_{OH} = V_{CC} - V_{BE,P}(FA) - V_{CE,P2}(FA)$$

$$V_{OL} = V_{CE,D}(HARD)$$

$$V_{IL} = V_{BE,D}(FA) + V_{BE,S}(FA) - V_{CE,S}(HARD)$$

$$V_{IH} = V_{BE}(HARD) + V_{CE}(HARD) - V_{CE,I}(HARD)$$

***FAN-OUT:**

$$I_{IL} = \frac{V_{CC} - V_{BE}(\text{HARD}) - V_{CE}(\text{HARD})}{R_B} \dots (1)$$

$$I_{CD} = \frac{V_{BE}(\text{HARD}) - V_{CE}(\text{HARD})}{R_{CD}} \dots (2)$$

$$I_{RC} = \frac{V_{CC} - V_{CE}(\text{HARD}) - V_{BE}(\text{HARD})}{R_C} \dots (3)$$

$$I_{RB} = I_{SBD} = \frac{V_{CC} - V_{BC}(RS) - V_{BE}(\text{HARD}) - V_{CE}(\text{HARD})}{R_B} \dots (4)$$

$$I_{ES} = I_{RB} + I_{RC} \dots (5)$$

$$I_{B,O} = I_{ES} - I_{CD} \dots (6)$$

$$I_{OL} = P_F I_{B,O} \dots (7)$$

$$N = \frac{I_{OL}}{I_{IL}} \dots (8)$$

*Power Diss.: $I_{OL} = I_{RC} + I_{EP} + I_{RB} \dots (4)$

$$I_{EP} = \frac{(HARD)}{R_{EP}} = \frac{V_{BE} + V_{CE} - V_{BE}(FA)}{R_{EP}}$$

$$I_{OH} = I_{RB} + I_{EP}$$

Same (3)
replace R_C by R_B

$$I_{EP} = \frac{V_{CC} - V_{BE}(FA)}{R_{EP}} \Rightarrow P_{\text{diss}} \checkmark$$

***LSTTL:**• Replace Q_I By 2 shottky diodes:Reduce the input
Capacitance.


• VTC:

$$V_{OH} = V_{CC} - V_{BE}(FA)$$

 $V_{IL} \& V_{IH}$ reduced
By 0.2 volt.

3

STTL:




- Connecting REP with op: allows Q₂ to begin charging the load capacitance before Q₂ is ON, so it speeds up the L-to-H transition switching.
- D₁ & D₂ used near the darlington: for enhance the transient properties.

ECL:

- Advantages of ECL:
 - 1) No need for pull up & pull down since it doesn't saturate.
 - 2) Improve FANOUT.
 - 3) Fast Switching Time.
 - 4) Eliminate current spikes (Low Noise).

- Smaller Logic swing gives: Constant Current Source & Avoidance of a totem-pole-output.

states	input	input state	Inv. op state	NINV op state
$V_{IN} < V_{BB}$		Low	High	Low
$V_{IN} > V_{BB}$		High	Low	High



.VTC:

$V_{OH} = V_{CC}$	$V_{OL} = V_{CC} - \frac{R_{G,I}}{R_E} [V_{IH} - V_{BE,I}^{(ECL)} + V_{EE}]$
$V_{IL} = V_{BB} - 0.05$	$V_S = V_{CC} + V_{CE}(\text{sat}) + \frac{R_{G,I}}{R_E} [V_{BE}(\text{sat}) - V_{EE}]$
$V_{IH} = V_{BB} + 0.05$	$1 + \frac{R_{G,I}}{R_E}$

* Typical Values:

- Propagation Delay = 1ns.

- Pow. = 25mW.

Analyses:


• Case (I): $V_I = V_{BB}$: [G_I & G_R FA] $\Rightarrow I_E = \frac{V_E + V_{EE}}{R_E}$; $V_E = V_{BB} - V_{BE}(\text{FA})$ for Identical G_I & G_R: $I_{E1} = I_{E2} = 0.5 I_E$.

• Case (II): $V_I < V_{BB}$: [G_I OFF] \rightarrow since $V_{BE} = 1.8 - 2 + 0.75 = 0.55 < 0.75$ "OFF"

$$V_{BE,I} = V_{IN} - V_{BB} + V_{BE,R}^{(ECL)}, \quad V_{INV} = V_{CC} - I_E R_C, \quad I_{C,R} \approx I_{E,R} = \frac{V_I - V_{BE,I}^{(ECL)} + V_{EE}}{R_E}$$

• Case (III): $I_E = \frac{V_{BB} - V_{BE}^{(ECL)} + V_{EE}}{2R_E} \Rightarrow V_O = V_{CC} - I_E R_C$

• Case (IV): [G_I SAT] $I_E(\text{sat}) = \frac{V_I - V_{BE}(\text{sat}) + V_{EE}}{R_E} \Rightarrow V_{INV} = V_{CE}(\text{sat}) + \frac{I_E}{(\text{sat})} R_E + V_{EE}$




V_{IL} & V_{IH} givens:

V_{OL} @ V_{IL} :

$$V_{OL} = V_{CC} - I_{R_3} R_3 - V_{BE}^{(ECL)} \quad * \\ I_{R_3} \approx I_{R_2} = \frac{V_R - V_{BE}^{(ECL)} + V_{EE}}{R_2} \quad *$$

$$V_{OH} @ V_{SH}: \\ V_{OH} = V_{CC} - I_{R_3} R_3 - V_{BE}^{(ECL)} \\ * I_{R_3} \approx 0 \\ * \Rightarrow V_{OH} = V_{CC} - V_{BE}^{(ECL)}$$



$$V_{OL} = -V_{BE}^{(ECL)} - \frac{R_{G,I}}{R_E} [V_{SH} - V_{BE}^{(ECL)} + V_{EE}]$$

$$V_{OH} = V_{CC} - I_{B,Q_1} R_{E,I} - V_{BE,Q_1}^{(ECL)} \\ I_{B,Q_1} = \frac{V_{EE} - V_{BE,Q_1}^{(ECL)}}{R_{G,I} + (R_E + 1) R_1}$$

• TRUE information:

- A smaller input capacitance will speed down the switching time of load gates. ✗
- A smaller o/p R will provide a smaller charging current for C_L & faster switching time. ✗
- In order that H-L voltage levels always be distinguishable, we must always have $V_{OH} > V_H \& V_{OL} < V_{IL}$. ✓
- For VTC, we try our best to get the LS. as small as possible. ✗
- FAN out more important than FAN in. ✓
- Max fanout of digital logic cct is restricted by its V_{IN} & V_O . ✗
- Max. Fanout is limited by O/L state of driving gate. ✗
- For inverter, L-to-H prop. delay time refers to: High to Low transition of the input. ✓
- For PN diode @ given current, the required forward-bias voltage ↓ when $T \uparrow$. ✓
- PN junction Capacitance C_J helps V_J to change instantaneously. ✗
- Cap. of Varicap is inversely proportional to the square root of the V applied to the diode. ✓
- Using DRL, we can construct NAND & NOR2 gates. ✗

※ MOSFET:

$$K_n = \frac{K'}{2} \cdot \frac{W}{L}$$

$$K' = M C_{ox}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$M_n (Si) = 580 \frac{cm}{V \cdot s}$$


$$M_p (Si) = 230 \frac{cm}{V \cdot s}$$

• Mode of operation:

NMOS: $V_{GS} > V_{TN}$ → if YES $\xrightarrow{\text{"ON"}}$ $V_{DS} > V_{GS} - V_{TN}$ → if YES "SAT", $I_D(\text{sat}) = \frac{K_n}{2} [V_{GS} - V_{TN}]^2$
 → if NO "OFF", $I_D = 0$ → if NO "LIN", $I_D(\text{lin}) = K_n [(V_G - V_T) V_{DS} - \frac{V_{DS}^2}{2}]$

PMOS: $V_{SG} > -V_{TP}$ → if YES $\xrightarrow{\text{"ON"}}$ $V_{SD} > V_{SG} + V_{TP}$ → if YES "SAT", $I_D(\text{sat}) = \frac{K_p}{2} [V_{SG} + V_{TP}]^2$
 → if NO "OFF", $I_D = 0$ → if NO "LIN", $I_D(\text{lin}) = K_p [(V_S + V_{TP}) V_{SD} - \frac{V_{SD}^2}{2}]$

• Capacitances of MOSFET:



* Gate Oxide Capacitances:

$$C_{Gi} = C_{GD} + C_{GS} + C_{GB}$$

$$C_{GB} = W L C_{ox}'$$


$$C_{ox}' = \frac{\epsilon_{ox}}{t_{ox}}$$

* Junction Capacitances:

$$C_{BS} (V_{BS}) = \frac{C_{BS0}}{1 - \frac{V_{BS}}{\phi_{BS}}} MB$$


$$MB = \text{Grading Factor} (\frac{1}{2} \text{ or } \frac{1}{3})$$

$$\phi_{BS} \in [0.9-1] \text{ volt.}$$



$$C_G > C_J$$

• MOSFET with R-load:



@ Break Points: $\frac{\partial V_O}{\partial V_I} = -1$

• VTC:

$$V_{OH} = V_{DD}$$

$$V_{OL} = \frac{V_{DD}}{K R_L (V_{DD} - V_T) + 1}$$

$$V_{IL} = V_T + \frac{1}{R_L K}$$

$$V_m: \frac{K}{2} V_m^2 + \left[\frac{1}{R_L} - KV_T \right] V_m + \left[\frac{K}{2} V_T^2 - \frac{V_{DD}}{R_L} \right] = 0$$

$$V_{IH}: \frac{3}{8} K (V_{IH} - V_T)^2 + \frac{1}{2 R_L} (V_{IH} - V_T) - \frac{V_{DD}}{R_L} = 0$$

$$V_{TN} = 0.2 * V_{DD}$$

* Power Dissipation:

$$P_{\text{dynamic}} = N C_L V_{DD}^2 \quad \text{Number of gates}$$

$$P_{\text{static}} = \frac{I_{OH} + I_{OL}}{2} \cdot V_{DD} \quad \text{freq.}$$

Dynamic power \equiv Transient Power.

$$\Rightarrow P_{\text{Total}} = P_{\text{static}} + P_{\text{dyn.}}$$

\Rightarrow for MOSFET with R_L : $I_{OH} = 0$, $I_{OL} = I_D(\text{Lin}) = K_n [(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2}]$

$P_{DD}^{(\text{avg})} = P_{\text{static}} = \frac{1}{2} V_{DD} I_D(\text{Lin})$

* Rise & Fall Time:

→ Rise time:


$$t_r \xrightarrow[V_1: 10\%]{V_2: 90\%} t_{PLH} \xrightarrow[V_1: 10\%]{V_2: 50\%}$$

$$t_{PLH} \xrightarrow{\Delta t = C_L R_L \ln \left[\frac{V_{DD} - V_2}{V_{DD} - V_1} \right]}$$

for t_r : $V_1 = V_{OL} + 0.1(V_{OH} - V_{OL})$

$$V_2 = V_{OL} + 0.9(V_{OH} - V_{OL})$$

$$\Rightarrow * t_r = 2.2 C_L R_L *$$



for t_{PLH} : $V_1 = V_{OL} + 0.1(V_{OH} - V_{OL})$ $\Rightarrow * t_{PLH} \approx C_L R_L \ln(2) *$

$$V_2 = V_{OL} + 0.5(V_{OH} - V_{OL})$$

→ Fall Time:

$$t_f = \frac{C_L}{K} \left(\frac{2(V_T + 0.1V_{OL} - 0.1V_{DD})}{(V_{DD} - V_T)^2} \right) + \frac{1}{V_{DD} + V_T} \ln \left(\frac{1.9V_{DD} - 2V_T - 0.9V_{OL}}{0.1V_{DD} + 0.9V_{OL}} \right)$$

$$t_{PHL} = \frac{2C_L V_T}{K(V_{DD} - V_T)^2} + \frac{C_L}{K(V_{DD} - V_T)} \ln \left(\frac{1.5V_{DD} - 2V_T - 0.5V_{OL}}{0.5V_{DD} - 0.5V_{OL}} \right)$$

* TTL (open Collector Gate):

TTL without Totem Pole.

Output stage doesn't have active Pull-up Transistor.

A need to active pull-up R (typically 10k Ω) → it is used to change the magnitude of the load current.

⇒ Advantage:

outputs of different gate can be wired together resulting in ANDing of their outputs.

CMOS:

• VTC:

$$V_{OH} = V_{DD}, \quad V_{OL} = \text{Zero}$$

$$\left\{ \begin{array}{l} V_{GS} = V_{IN} \\ V_{SGP} = V_{DD} - V_{IN} \\ V_{DSN} = V_o \\ V_{SDP} = V_{DD} - V_o \end{array} \right.$$

* Mid Point voltage:

$$V_m = \frac{V_{DD} + V_{TP} + \sqrt{\frac{K_n}{K_p}} V_{TN}}{1 + \sqrt{\frac{K_n}{K_p}}}$$

* for V_{IL} :

$$V_{IL} = \frac{2V_{out} - V_{DD} + V_{TP} + \frac{K_n}{K_p} V_{TN}}{1 + \frac{K_n}{K_p}} \dots \textcircled{1}$$

$$\frac{K_n}{2} (V_{IL} - V_{TN})^2 = K_p \left[(V_{DD} - V_{IL} + V_{TP})(V_{DD} - V_{out}) - \frac{(V_{DD} - V_{out})^2}{2} \right] \dots \textcircled{2}$$

* for V_{IH} :

$$V_{IH} = \frac{V_{DD} + V_{TP} + \frac{K_n}{K_p} (V_{TN} + 2V_{out})}{1 + \frac{K_n}{K_p}} \dots \textcircled{1}$$



$$K_n \left[(V_{IH} - V_{TN}) V_{out} - \frac{V_{out}^2}{2} \right] = \frac{K_p}{2} (V_{DD} - V_{IH} + V_{TP})^2 \dots \textcircled{2}$$

** Symmetric CMOS Inverter:

$$\text{Best value: } V_m = 0.5V_{DD}$$

$$V_{TN} = 0V_{TP}$$

$$\hookrightarrow \text{find } V_{IL} \Rightarrow V_{IH} = 0.5V_{DD} + (0.5V_{DD} - V_{IL})$$



• CMOS FAN-OUT:

$$C_{LX} = \frac{t_p(\max)}{\frac{2V_{Tx}}{K_x(V_{DD}-V_{Tx})^2} + \frac{1}{K_x(V_{DD}-V_{Tx})} \ln \left[\frac{1.5V_{DD}-2V_{Tx}}{0.5V_{DD}} \right]}$$

\Rightarrow Maximum size of the load inverter:

$$C_L = C_{ox} (W'_N L'_N + W'_P L'_P)$$

solve for:

$$\begin{cases} x \text{ is } N: V_{Tx} = +V_{TN} \\ K_x = +K_p \end{cases}$$

$$\begin{cases} x \text{ is } P: V_{Tx} = -V_{TP} \\ K_p = +K_p \end{cases}$$

we find
 C_{LN} & $C_{LP} = ?$

7

$t_r, t_f, t_{PHL}, t_{PLH}$ for CMOS:

$$t_f = \frac{C_L}{W_N/L_N} \left[\frac{2(V_{TN} - 0.1V_{DD})}{K'_N(V_{DD} - V_{TN})^2} + \frac{1}{K'_N(V_{DD} - V_{TN})} \ln \left(\frac{1.5V_{DD} - 2V_{TN}}{0.1V_{DD}} \right) \right]$$

$$t_{PHL} = \frac{2C_L V_{TN}}{K_N(V_{DD} - V_{TN})^2} + \frac{C_L}{K_N(V_{DD} - V_{TN})} \ln \left[\frac{1.5V_{DD} - 2V_{TN}}{0.5V_{DD}} \right]$$

$$t_r = \frac{-2C_L(V_{TP} + 0.1V_{DD})}{K_p(V_{DD} + V_{TP})^2} + \frac{C_L}{K_p(V_{DD} + V_{TP})} \ln \left[\frac{1.5V_{DD} + 2V_{TP}}{0.1V_{DD}} \right]$$

$$t_{PLH} = \frac{-2C_L V_{TP}}{K_p(V_{DD} + V_{TP})^2} + \frac{C_L}{K_p(V_{DD} + V_{TP})} \ln \left[\frac{1.5V_{DD} + 2V_{TP}}{0.5V_{DD}} \right]$$

* Design: $\frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$ Know other quantities
if Not given go to Next design.

in Design: Need to find W_P or W_N or missing parameter.

- find K'_N & K'_P .
- find V_m $[V_m = V_{DD}/2]$.
- find V_{IL} using previous equation.
- find V_{IH} .
- $C_{ox}^{(NMOS)} = \frac{K'_N}{\mu_n}$ $\Rightarrow C_{ox}^{(PMOS)} = \frac{K'_P}{\mu_p}$

* Minimum Size CMOS:

"Non-symmetrical"

$$W_N = W_P \quad \& \quad L_N = L_P$$

$$\frac{W_N}{L_N} = \frac{W_P}{L_P}$$

$$3.45 \times 10^{-10}$$

$$C_{ox} = \frac{C_{ox}}{t_{ox}}$$

in sym. CMOS.

* Input & Output Capacitances:

$$C_{in} = C_{ox} (W_N L_N + W_P L_P)$$

$$C_{out} = (C_{D_{1N}} + C_{D_{1P}}) + (C_{G_D} + C_{G_B})$$

* Fan Out:

$$F = \frac{0.058 t_p(\text{Max})}{3.5 L^2} \left[\frac{2V_{TN}}{(V_{DD} - V_{TN})^2} + \frac{1}{V_{DD} - V_{TN}} \ln \left(\frac{1.5V_{DD} - 2V_{TN}}{0.5V_{DD}} \right) \right]$$

* Design CMOS sym. with L_{min} :

- find K_N : $K_N = \frac{C_L}{t_{PHL}} \left[\frac{2V_{TN}}{(V_{DD} - V_{TN})^2} + \frac{1}{V_{DD} - V_{TN}} \ln \left(\frac{1.5V_{DD} - 2V_{TN}}{0.5V_{DD}} \right) \right]$ find C_L @ first if Not given ($C_L = C_{in}$).

$$W_N = L_{min} \frac{K'_N}{K'_P}$$

$$W_P = W_N \frac{K'_P}{K'_N}$$

then write $\frac{W_P}{L_P}$ & $\frac{W_N}{L_N}$ you could find New C_{in} .

