


Amplifiers Notebook Dr.Ra'ed Al-zoubie

By. Lara Abu Soufa



40,99 No. Ic= BIB ~ Forweard IF = FC+IB = BIBTIB 1 Inverse active Moder E=(1+B)IB B-F Reverse prosed B-C Forward - biased I How to find the Mode operation; a Assume forward active mode => Find In from input loop. -> IC=BIB => Find Vce from output lap. > check if IB70 and VCE > VCE(sct), then our assuntion is correct. otherwise, go to step 6). 1 Assume saturation Mexica D Find IB From input Loop. & Find I from output loop. using VCE - VCE (sat) to check if Ic CIRB other own assumtion is cornect otherise the made of the operations is cuttoff Example + Fat Find the Mode speration in this cot: B=100 V , VBE(ON) =0.7 V VI

pe actile ac In in Assume F.W sinput loop! I-BIP- 3.30 mA 10 + 4TC + VEE TO =10-4Ic = -3.28 W > Assume Saturation Maler TB= 33.7 MA soutput loops 10 +4I6+07=0 Ic=2.45 mA => check I & BIB Yes as : Saturation place comit use it as amplified). (Quascent point/operation point) 6 Find the Q-point values " IBO = 33.2 MA Ico - 2,45 mA Vag= 0.2 V De load line (ICX VCE [c] find the





No. Ic = BIB - B (VI -0.7) RB B (VI-07) AB B RC RB Re (0.7) - BRC VI


VEF bB e-large Snealf Signer At smed Ac Signed !anul Ac signal the junction BE is represented by resister called [7] (VRE) (From electronics 1) Whe SI + Upe


すうすうううううううううううううう

thermal voltage \$300 K) Doince we have a linear amplifier, then we can apply super position to anyize the amplifier about by doing AK DC then AK analysis B to analyze an ampition circuit :-Step. 1. De analysis. 1 Draw the De equilent cot > Isill all the sources > replace all capacitor by open cot. @ Find IR, To Vee Ac analysis. @ prom the Ac equivelent cot Skill all DC sources > replace all capacitor by short act - replace the transister. by its small Ac-signal Thy brief IT equipment circuit.














Amplifiers Notebook Dr.Ra'ed Al-zoubie

By. Lara Abu Soufa












= -4.53 (small gain). => Since Riss Rs AV M - BBC (1) also, (B)RESS M - AU = - PRC (I+B) RE · An w -Re و برنست در و . Exact so for down 50 -4.41 100 -4.53 : less dependant on B 150 -4.57 For stability: 1 to get a stable & points), we need 11 gs 186/7/1/20 (1+B) RE D RTH 18 TU = 0.1 (1+ B) RE RICIR2












Amplified noteBook

Dr. Ra'ed Al Zo'ubi By: Lara Abu Sofa









\sim s	(H:4 Fx 4.12 (oc Amp)	
	No.	
Rs PM		2 males of the
3 1	FRE DV	
		and a second
ALCOHOL:	The state of the s	
R - Vx		
T _X		
CL at the	emitter godet	6
		A Company of the Comp
	= Etaal	a L
Lx + gmm	TOT RE TO	,
		4
VX	FT+RSIRIIR2	
	171 +1741 KI 1 K2	Small
PRO- VX	= (rA +R, 1/R21/R5) // RE//ro	- 36.6 1
UX	1+13	
	4	
Ai = To		The state of the s
Is		
To = (HBJT		The second
5	S+RE	
IJ- Is RI	In.	W - W - M
Rub +	RUR2	
4		
7: - (1+P)	RIMRZ +Rib (ro+RE)	
HOROL CHINASE		
Ai 4 (1+B)	If RIVR2 > RUB	
No.		38 - V-t
- In-		18 + 34
		and a second of the second
		A
11		

÷ =

65.4

THE STATE OF





No. Ro- Rol




Amplifiew


NoteBook

Dr. Ra'ed Al Zo'ubi By: Lara Abu Sofa




No. RE RS Ro- Rel 7 d 1 20 NATO Ox and RI RI TO THE TOP Multi-stage ampition Ex: (II)x 91 Source CE with RE RIT RO RIT Rid Rol ROT +Pul (A: XI Roi Ros Rosl r# + (1+3) RE LRi+ Rs





No. LO V 632 dis Ups Csull Superation (VOSI) NOS Vosq Upss DC load line To a Vos > MOSFET Amplifier Configuration 1 Common Gate 2) Common Songe 3 Common Drain. Advantage of Wing (compared with 6 Small size low power dissipation high Input Impedance Kn (VGQ VTN)2 percumeter (m A/V2) = FET to work as amplifier it should be in Saturation made saturation made FET Ups (sat) - VGS - VTN



No. LO Al curve 15 Sideration (Vosi) NPS Vosq Upss De load line To a Vos DMOSFET Amplifier Configuration Common Gate D Common Source 3) Common Drain. compared with low power dissipation high Input Impedance BJT) parameter (m A/ V2) 3) FET to work as amplifier , it should be in saturation made in saturation made Ups (SAD) = VGS - VTN

No. AC analysis ! & 8 ~ Ngs Ngs ≥ ro ZIPG PMOS V59 Exx 2.12 v 2k ~ Emput loop ; 2.12 VGSQ = 2.12

No. = Kn (Vosq - VTN) Doutput loop + D VDS (Sat) = V BSQ 31 7 Ipq - 50 kg phase shift between No and No = 180°. Ro= Rollno