

$$n_i = BT^{3/2} e^{(-E_g/2KT)}$$

$$n_i^2 = n_0 p_0$$

$N_d \gg n_i \Rightarrow$

$$n_0 = N_d, \quad p_0 = \frac{n_i^2}{N_d}$$

$N_a \gg n_i$

$$p_0 = N_a, \quad n_0 = \frac{n_i^2}{N_a}$$

- Drift current:

n-type:

$$V_d = -\mu_n \vec{E}$$

$$\vec{J}_n = -en_0 V_d$$

$$J_n = +en_0 \mu_n \vec{E}$$

p-type:

$$V_d = \mu_p \vec{E}$$

$$\vec{J}_p = ep_0 V_d$$

$$J_p = ep_0 \mu_p \vec{E}$$

take $e = 1.6 \times 10^{-19}$

$$J_{total} = J_n + J_p \Rightarrow \vec{J} = \sigma \vec{E}$$

$$\sigma = \frac{1}{\rho}$$

- Diffusion Current:

n-type:

$$\vec{J}_n = e D_n \frac{dn_0}{dx}$$

p-type:

$$\vec{J}_p = -e D_p \frac{dp_0}{dx}$$

$\Rightarrow \frac{dn_0}{dx}, \frac{dp_0}{dx}$ found from slope in a graph or from a function $n_0 = f(x)$ $p_0 = f(x)$

$$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = V_T = \frac{KT}{e} = 0.026 \text{ volt}$$

at room temp. 300 K

$$V_{bi} = V_T \ln \left(\frac{N_d N_a}{n_i^2} \right)$$

* Pn-junction:

* Reverse:

$I_D = 0$

$C_j = C_{j0} \left(1 + \frac{V_R}{V_{bi}} \right)^{-\frac{1}{2}}$

junction capacitance.

reverse voltage.


* Forward:

$I_D = I_s \left[e^{\frac{V_D}{nV_T}} - 1 \right]$

reverse saturation current.

if n not given assume $n=1$

* Diode:



$V_D = V_g + I_D R_d$

- DC Analysis:

- ① assume O.C.
- ② find V_D .
- ③ $V_D < V_g$ "right assumption"
 $\rightarrow I_D = 0, V_D$ found in ②
- $V_D > V_g$ "wrong assumption"
 $V_D = V_g + I_D R_D$ ON


- AC Analysis:

- ① Kill AC \rightarrow DC analysis ($I_D = ?$)
- ② Kill DC \rightarrow replace diode by



* AC to DC converter:

$\frac{V_L(rms)}{V_S(rms)} = \frac{N_1}{N_2}$




$\Rightarrow PIV = V_m$

\Rightarrow as well as we can find PIV for bridge & centre tapped.

$V_{(rms)} = \frac{V_m}{\sqrt{2}}$

- filter circuit:



$V_r = V_m - V_L$

Ripple Voltage.

$V_r = \frac{V_m T_p}{RC}$

- for halfwave:

$$V_M = V_m - V_\gamma$$

$$T_p = T_s = \frac{1}{f_s}$$

$$V_r = \frac{V_m - V_\gamma}{f_s RC}$$

- for full wave:

(3)

Bridge

$$T_p = \frac{T_s}{2} = \frac{1}{2f_s}$$

Centre tapped

$$V_M = V_m - 2V_\gamma$$

$$V_r = \frac{V_m - 2V_\gamma}{2f_s RC}$$

$$V_M = V_m - V_\gamma$$

$$V_r = \frac{V_m - V_\gamma}{2f_s RC}$$

- H.W without filter:

$$V_{DC} = \frac{V_M}{\pi}$$

- H.W & F.W with filter:

- F.W " " :


$$V_{DC} = \frac{2V_M}{2}$$

$$V_{DC} = V_M - \frac{1}{2} V_r$$

* ripple factor = $\frac{V_r}{V_{DC}} * 100\%$


with filter

* Voltage Regulator:
(Zener diode)



$$\Rightarrow V_z = V_{z_{th}} + I_z r_z$$

$$\Rightarrow P_z = I_z V_z$$



if $r_z = 0$
the range of R_i

$$\frac{V_{s_{(min)}} - V_{z_{th}}}{I_{z_{(min)}} + I_{L_{(max)}}} \leq R_i \leq \frac{V_{s_{(max)}} - V_{z_{th}}}{I_{z_{(max)}} + I_{L_{(min)}}}$$

$$I_{z_{(max)}} = \frac{I_{L_{(max)}} [V_{s_{(max)}} - V_{z_{th}}] - I_{L_{(min)}} [V_{s_{(min)}} - V_{z_{th}}]}{V_{s_{(min)}} - 0.9 V_{z_{th}} - 0.1 V_{s_{(max)}}}$$


- Ideal Zener diode \Rightarrow source & load regulation = Zero

- Non-ideal Zener diode ($r_z > 0$):

source reg. = $\frac{\Delta V_L}{\Delta V_S} * 100\%$ (fixed R_L)

Load reg. = $\frac{V_L(\text{No load}) - V_L(\text{full load})}{V_L(\text{full load})} * 100\%$ (fixed V_S)

* Battery charger:



\Rightarrow The fraction of the cycle = $\frac{\omega t_2 - \omega t_1}{360^\circ} * 100\%$

* Transistor:

- BJT:

$I_E = I_B + I_C$

$I_C = \beta I_B$
 $I_C = \alpha I_E$

$\alpha = \frac{\beta}{1 + \beta}$

$\Rightarrow I_E = (1 + \beta) I_B$

Power (P_T) = $I_C V_{CE}$

* DC analysis:

① Assume forward-active mode

\Rightarrow find I_B, I_C, V_{CE}

Input loop \leftarrow

\rightarrow output loop

$V_{BE} = 0.7 \text{ volt (ON)}$
 $I_C = \beta I_B$

\Rightarrow if $V_{CE} > V_{CE(sat)}$ \Rightarrow right assumption.

② otherwise, Assume Saturation mode

$V_{BE} = 0.7 \text{ volt}$
ON

$V_{CE} = V_{CE} = 0.2$
sat or 0.3V

⇒ find I_B & I_C
input loop output loop

⇒ if $I_C < \beta I_B$
⇒ right assumption.

③ otherwise, The mode of operation is Cutoff

⇒ $I_B = I_C = I_E = 0$

* Load line & Q-point values:

$I_C \propto V_{CE}$

↳ the equation found from the output loop.

I_{BQ}, I_{CQ}, V_{CEQ}

* Voltage transfer characteristic ($V_o \propto V_i$):

↳ we find the relation between V_o & V_i in the three modes (Forward/saturation/cutoff)
⇒ Then graph $V_o \propto V_i$.

* Biasing:

↳ voltage divider biasing:

we use also to find the highest value of R_E

$R_{TH} = 0.1(1+\beta)R_E$
"stability Rule"

⇒ sometime we take it to check like that:

$R_{TH} \ll (1+\beta)R_E$

* Early Effect:

- without early effect:

$$I_c = \beta I_s e^{V_{BE}/V_T}$$

- with early effect:

$$I_c = \beta I_s e^{V_{BE}/V_T} \left(1 + \frac{V_{CE}}{V_A}\right)$$

independent on V_{CE}

depend on V_{CE}

early effect voltage

$$r_o = \frac{V_A}{I_{CQ}}$$

used in AC analysis

found in DC analysis.

* Leakage Current:

$$I_{CEO} = \frac{I_{CBO}}{1 - \alpha} = \beta I_{CBO}$$

I_{CBO} : emitter open circuit


I_{CEO} : Base open circuit.

* Breakdown Voltage:


$$BV_{CEO} = \frac{BV_{CBO}}{\sqrt[n]{\beta}}$$

- FET: $I_G = 0$, $I_D = I_S$

* enhancement mode:



* Depletion mode:



* DC analysis: (MOSFET)

7

- NMOS :

Non-saturation mode:

Saturation mode:

$$V_{DS(sat)} = V_{GS} - V_{TN}$$

$$V_{DS} < V_{DS(sat)}$$

↳ for both

$$V_{DS} > V_{DS(sat)}$$

$$i_D = K_n [2(V_{GS} - V_{TN})V_{DS} - V_{DS}^2]$$

$$i_D = K_n (V_{GS} - V_{TN})^2$$

- PMOS :

Non-saturation mode:

saturation mode:

$$V_{SD(sat)} = V_{GS} + V_{TP}$$

$$V_{SD} < V_{SD(sat)}$$

↳ for both

$$V_{SD} > V_{SD(sat)}$$

$$i_D = K_p [2(V_{GS} + V_{TP})V_{SD} - V_{SD}^2]$$

$$i_D = K_p (V_{SG} + V_{TP})^2$$

* DC analysis:

- ① find V_{GS} from input loop.
- ② if $V_{GS} < V_{TN} \Rightarrow$ "Cutoff mode", $I_D = 0$
- ③ if $V_{GS} > V_{TN} \Rightarrow$ assume saturation:
 - \rightarrow find $i_D = K_n (V_{GS} - V_{TN})^2$
 - \rightarrow find V_{DS} from output loop.

if $V_{DS} > V_{DS(sat)} \Rightarrow$ "saturation mode"
 otherwise: "Non saturation mode".

*Note: C_s & $C_c \Rightarrow$ Become open circuit in DC analysis.
 C_s \swarrow shunt Capacitor
 C_c \swarrow coupling Capacitor.

* GOOD *
LUCK