

**DIGITAL ELECTRONICS NOTEBOOK**  
**BY : ABDELJABBAR SUWWAN**

# بأفكارنا نبدع

\* Active elements : diode, transistor  
do amplification

\* if the input effects on the output with a variable value  $\Rightarrow$  called non-linear  $\Rightarrow$



\* Diode :

- 1 Amplification (applications)
- 2 Switching

\* N-type semiconductor (donor)  
majority is -ve  $\Rightarrow$  electrons


\* P-type semiconductor  
majority is +ve  $\Rightarrow$  holes

$\Rightarrow$  both of them need doping (p&n)





\* there are two types of current in the PN junction

- 1 Drift current
- 2 Diffusion current




Digital Concept



\* (V-I characteristics) \*

A diode = rectifier & voltage shifter



for the ideal case


\* Note :

If there is a threshold value (general case) we will get a shift in the signal, like =





threshold value

& also :



A = the AC value  
B = AC value - diode V

\* How to get OR, AND gates :



⇒ OR - gate

⇒ problem = Cascading

⇒ any diode is high

means Vo high.

⇒ AND - gate

⇒ all of diodes high  
to get Vo high.

Shweta


Thursday  
18/9/2014

\* A problem with the diode is when its cascaded as level of output, it is less than level of input & that will cause a problem in digital systems, so the diodes will be used only as rectifiers & voltage shifters.


\* Changes from OFF to ON & vice versa depend on changing the current ratio to a certain level & it depends on trial & error.

⇒ examples:

①



②



⇒ assume  $D_1$  &  $D_2$  are on,  
the  $I$  in  $D_2 = 1 \text{ mA}$  &  
 $I$  in  $D_1 = 1 \text{ mA}$ , so our  
assumption is correct.

$$\frac{20}{15} = 1.33$$

$$\Rightarrow \frac{X+10}{5} = 1.33$$

$$\underline{\underline{\text{so } X = 1.5\text{V}}}$$

⇒ they can't be both  
ON, coz there is  
a conflict in  
current values

Rules:

$$* i = I_s \left( e^{\frac{V}{nV_T}} - 1 \right); n = 1 - 2 = I_s e^{\frac{V}{V_T}}$$

$\therefore I_s$  : Reverse Saturation Current (scale current)

$$* V_T = \frac{KT}{q}; V_T \Big|_{23^\circ\text{C}} = 25 - 26 \text{ mV}$$


$$\Rightarrow I_1 = I_s e^{\frac{V_1}{V_T}}; I_2 = I_s e^{\frac{V_2}{V_T}}$$

then:

$$\frac{I_2}{I_1} = \frac{e^{\frac{V_2}{V_T}}}{e^{\frac{V_1}{V_T}}} = e^{\frac{(V_2 - V_1)}{V_T}}$$

$$V_2 - V_1 = V_T \ln \left( \frac{I_2}{I_1} \right)$$

$$V_2 - V_1 = \ln 100 * V_T \\ = 25 * 4.6 = 120 \text{ mV} \#$$

ex:

① assume  $V = 2.3\text{V}$  &  $V_d = 0.7$

Slightly:  $2.3 - 0.7 * 3 = 0.2\text{V}$  for R's

$$\text{then } i = \frac{0.2}{2K} = 1 \text{ mA} \#$$

for the fully =

② assume  $V = 10V$ , and we must add a  $0.1V$  for every diode to guarantee the conducting, so =

$$\text{fully} = 10 - 2.4 = 7.6$$

then  $I = \frac{7.6}{2K} = 3.8 \text{ mA} \#$



\* now, see if the ratio of change in current is efficient or not!

\* types of conductivity:

- ① Slightly
- ② good
- ③ fully

\* Zener diodes are good replacement of diodes, when we need to use multiple diodes.


\* BJT =



→ BJT has 4 modes =


- ① Forward Active mode
- ② Reverse mode
- ③ Saturation mode
- ④ cut off mode (both are off)

npn




⇒ Mechanism =

\* 3 terminal device, we can operate it as switch more than the diode.



\* In Saturation mode =

the electrons get in from the two sides of (P), then the # of electrons out are almost constant. (we arrive the upper limit current in the collector)






Summary

Sunday  
21/9/2014

→ if we need very fast switching time, we must get the 1<sup>st</sup> of level of saturation, but its dangerous on reliability.


\* in FAM:

- ①  $\alpha$ : ratio of electrons out from Emitter  $\rightarrow 0.95-0.99$
- ②  $\beta = \frac{\alpha}{1-\alpha}$  ; # explains thickness of base of the majority carriers of another sth.




Notes:

- ①  $I_C = \beta I_B$  (in active)
- ②  $I_C < \beta I_B$  (in Saturation)
- ③  $I_C$  &  $I_B$  equal zero ; (means cut off), but if  $I_C = 0$ , not necessary to be cut off maybe its saturation




(Saturation mode)

⇒ ideal switch:



open :  $I = 0$  ,  $V$  determined by ckt.  
closed :  $V = 0$  ,  $I \neq 0$

⇒ simple ckt for design:




value of it is more than 0.6V, it is actually in Forward Active mode.

\* to find the input voltage, assume that:  
 $R_B = 10K$  ,  $R_C = 10K$  &  $\beta = 100$

- \*  $V_{BE(on)} = 0.7V$
- \*  $V_{BE(SAT)} = 0.8V$
- \*  $V_{BE(on)} = 0.4V$
- \*  $V_{CE(SAT)} = 0.35V$

\* when  $V_i$  is smaller than 0.7 that means the output will be  $V_{cc}$ .

- \*  $V_{CE(SAT)} = 0.2V$  comfortable
- \*  $V_{CE(SAT)} = 0.1V$  deep



Suppose:  
 $\beta = 0.85$

\* then:

①  $V_{RC} = V_{cc} - 0.35$

②  $I_c = \frac{V_{cc} - 0.35}{R_c}$

③  $I_B = \left( \frac{V_{cc} - 0.35}{R_c} \right) / \beta$

④  $V_{Rb} = I_b \cdot R_b$

⑤  $V_i = V_{Rb} + 0.8$

and if we increase  $R_b$  will take it to the right, and if we decrease it will go to left.

⇒ For explains (\*) up:  
 $V_i$  has a range of  $(0.1 - V_{cc})$

→ this set is an (inverter), coz when we give a  $V_i = 0 \rightarrow 0.7$  (means logic 0) so the output is  $V_{cc}$  (means logic 1), and if  $V_i$  more than 0.7 (means logic 1) we suppose  $V_o$  is zero (means logic 0)


\*  $\sigma = \frac{I_c}{\beta I_B}$

↳ parameter for estimate the depth of saturation  
↳ value decreased, means deeper sat.


→  $\sigma = 0$  ; means we are in very deep sat.

→ if  $\sigma = 0.5$  in out ex → deep sat →  $V_{CE(SAT)} = 0.2$

\* noise margin =



\* look at the figure =



$V_1$	$V_2$	$V_0$
0	0	1
0	1	0
1	0	0
1	1	0


⇒ this is a NOR gate

$V_1 \cdot V_2 = V_1 + V_2$

Summary

Thursday

25/9/2014



\* Suppose that:

→  $\Delta 0 = 1V$ ,  $\Delta 1 = 3V$

so the all noise value =  $1V$ , we take the worst one coz we can't predict the noise.

\* Capacitor makes delay to switching time.

\* types of gates work on bipolar:

- ① RTL Resistor - Transistor
- ② DTL Diode - Transistor
- ③ TTL Transistor - Transistor
- ④ ECL Emitter Coupled Logic

\*  $R_b$  coz shifting left or right, its effecting on  $\Delta 1$  (noise margin).

\*  $R_c$  can't be zero, coz the Transistor never gets the saturation mode.

\* Transistor is grounded, means it always be off.



\* if  $R_b = \text{zero}$ , so the upper limit of  $V_i$  is equal to  $0.8V$ .

Saturday


Thursday  
25/9/2014

\* For the NOR gate which we designed:

if  $R_b = \text{zero}$ , if the other Tr is off:



\* but, if we cascaded the transistor like this =




so: the value of  $V_o$  not the  $V_{cc}$  on its axis,  
it will be 0.8.

Sunwan


Thursday  
25/9/2014

⇒ Fan-out =

\* the number of gates similar gates can be connected without effecting the functionality.




\* here: one or more  $T_r$  may work wrong!!



this gate needs my

Voltage Swing:

- range of the voltage of the output (Def.)
- Increasing of voltage swing there is problem in noise tolerance & noise as ( $\Delta 0 \neq \Delta 1$ )
- (noise immunity) → advantage
- (switching time) → disadvantage




- Current hogging (effect on the fan-out)  
 disadvantage must be large

\* for  $R_{TL}$ : if  $R_B = 450 \Omega$ ,  $R_C = 640 \Omega$ :

- if we are increasing the resistors, the level of current will be decreased, so we decreased the power dissipation


- If we cascaded the  $V_o$  to other  $R_{TL}$  ckt's, we will increase the switching time (worse)





- Paralleling gate:

- Fan in = how many inputs can this gate get them.




- the combination of  $R_C$ 's will decrease its value that means more power dissipation, but less in switching time

- there is no problem in paralleling and it increase # of inputs (Fan-in)

- Fan out of RTL is relatively low.

✗ after RTL  $\Rightarrow$  DTL :




we need it to make current passing or not

- if the diodes are low, the current will not reach the Tr, so the  $V_o$  will be equal to  $V_{cc}$ .

but, if the diodes are high, the current will pass the diode & resistor and go to the Tr, so the Tr will be saturated, and  $V_o$  will be low.

- this gate is  $\overline{V_1 \cdot V_2}$  and its called (NAND)

- if we connected diodes on the  $V_o$  like this: will be low



So the current will pass into diodes, coz the diode active from -ve side & its get low.

- Fan out of RTL calculated on (1) & in DTL calculated on (2)


- in DTL, there is strong limitations on the Fan out.

-  $V_B$  is equal to  $-2V$ , so more number of voltage supplies is disadvantage.

-  $V_B$  is  $-2$  we will increase the speed of removal charges & less resistance on the same line too (from 0  $\rightarrow$  1) fastest.

## \* Voltage Swing:

- range of the voltage at the output (Def.)
- increasing of voltage swing there is problem in noise tolerance; noise as  $(\Delta 0 \neq \Delta 1)$
- (noise immunity)  $\rightarrow$  advantage
- (switching time)  $\rightarrow$  disadvantage




- Current hogging (effect on the fan-out)
- disadvantage  $\left\{ \begin{array}{l} \text{must be large} \end{array} \right.$

\* for  $R_{TL}$ : if  $R_b = 450 \Omega$ ,  $R_c = 640 \Omega$ :

- if we are increasing the resistors, the level of current will be decreased, so we decreased the power dissipation

- if we cascaded the  $V_0$  to other  $R_{TL}$  ckt's, we will increase the switching time. (worse)




Summan

Sunday  
28/9/2014

- Paralleling gate:


- Fan in = how many inputs can this gate get them.



- the combination of  $R_c$ 's will decrease its value that means more power dissipation, but less in switching time.

- there is no problem in paralleling and it increase # of inputs (Fan-in)
- Fan out of RTL is relatively low.


after RTL  $\Rightarrow$  DTL:



We need it to make current passing or not

- if the diodes are low, the current will not reach the  $T_r$ , so the  $V_o$  will be equal to  $V_{cc}$ .
- but, if the diodes are high, the current will pass the diode & resistor and go to the  $T_r$ , so the  $T_r$  will be saturated, and  $V_o$  will be low.
- this gate is  $\overline{V_1 \cdot V_2}$  and its called (NAND)

- if we connected diodes on the  $V_o$  like this: will be low



So the current will pass into diodes, coz the diode active from -ve side & its get low.

- Fan out of RTL calculated on (1) & in DTL calculated on (2)
- in DTL, there is strong limitations on the Fan out.
- $V_B$  is equal to  $-2V$ , so more number of voltage supplies is disadvantage.
- $V_B$  is  $-2$  we will increase the speed of removal charges & less resistance on the same line too (from 0  $\rightarrow$  1) fastest.

SINWAH


Tuesday  
30/9/2014

\*  $R_p$  &  $V_B$  are used for optimization  
↳ high → relatively high


\* For the DTL: I don't need to provide current when I'm high to the driven gates  
— but in the RTL, I have to provide it.

\* when the gate has an output zero, the current will go into it if the opposite is correct.

⇒ for a good design,  $V_B$  ⇒ -ve & its  $R$  ⇒ low.




⇒



⇒ the time needed for transition from ① to ② called Storage time.

speed of transition is fast as possible as we can


Converting from set to off



Note:

\* I don't want to enter deep saturation for fast switching, but I need it because I want the max. Fan out.


⇒ look at the DTL below:



- \* decrease  $R$ , means deep saturation  $\Rightarrow$  more current flowing to the base
- \* for the (\*) above, if the  $V_1$  &  $V_2$  are zeros, you can't open the diodes  $D_1$  & the other one in the Transistor.
- \* if the value of  $R_b$  is big, the Tr. will get the SAT mode slowly, but if it has a low value, that means you need a small current in this branch, so a big amount of current will reach the Tr & make it in sat faster.

Sunwan

Thursday  
2/10/2019



insert another diode to help blocking current passing

this diode is inserted to makes sure that the  $V_{BE}$  junction above is off.

⇒ Pull up / Pull down, what is the output?


change from  $0 \rightarrow 1$

change from  $1 \rightarrow 0$

⇒ it is very slow, why?!


because its got alot of currents for # of diodes.

⇒ Total Collector Current:



$$V_{cc} \text{ current} + \frac{V_{cc} - 1V}{R} * n$$





if this is low, the same current passes, but if it is high (1) it Amplifies  $I_{base}$ .

Notes:

(1)  $I_C < \beta I_B$   $\nabla$  very low  $\rightarrow$  deeper saturation  
 $\nabla = \frac{I_C}{\beta I_B}$

(2)  $R_C$  is wanted:



- $R_C$  is wanted very high, when the Transistor is to be saturated quickly
- $R_C$  is wanted very low, when the Transistor is wanted out of saturation quickly

(3) if  $T_r$  is in Saturation, its resistivity is low, and vice versa.


Simon

Thursday  
2/16/2014


\* To tempol output:  
Replace pull up resistor for pull up circuit



↳ only two diodes  
all of them not recommended.



don't let any input floating → it will catch noise  
(Antenna)




\* Totempol: two Transistors work on different polarity.

\*  $\Delta 0$  &  $\Delta 1$  effect on the reliability.

\* Temperature Sensitivity:


- increase the temperature, that will increase the current so that make the noise margins so bad, by decrease  $\Delta 0$  by shifting to the left.



$\Delta 0'$ : after increasing the temperature.

⇒ New Gates:


Multi-Emitter:





Shuman

Thursday  
9/10/2014

### \* 1- Transistor



### \* Multi-Emitter Transistor



→ explain the prev. gate :

\* If  $V_1$  &  $V_2$  are high, that means BE junction is off, so the current will pass into BC junction, so the other Tr. will get in the saturation, then the  $V_o$  will be low.

\* but if the  $V_1$  &  $V_2$  are 0,1 or 1,0 or 0,0, the Tr. will be off, then the  $V_o$  will be high.


↳ this gate is NAND \*

→ this gate solving the problem of switching, and its very attractive, comparing with the DTL that has a branch pulls a current.

↳ in the gate the transferring from on to off or vice versa is very high.

- for this gate the Fan out is limited until we get out from the saturation.

- for the Totempol: we can get in the saturation & get out from it very quickly.



\* phase splitter \*  
high from terminal and low from other

\* in the \* above (in the ckt), we add a diode to guarantee that if the T3 is on so T4 is off, to guarantee the principle of Totempol.

→ we transfer from DTL → TTL because the switching time.

\* if we have  $R_C$  very high, we will get quickly in the saturation  $1 \rightarrow 0$


\* when I want to change  $V_o$  from  $0 \rightarrow 1$ , we need  $R_C$  as low as possible (because  $\tau = RC$ )

\* the Capacitance ( $C$ ) appears in 3 sources:

- (1) junction in  $T_n$ .
- (2) between  $V_o$  & the ground
- (3) when the  $V_o$  line go to similar  $T_n$ -s.

\* if there is  $R_E$ , it will get more time to get saturation (increase the active region)


\* phase splitter = an input that gives me different phases (polarities)



- and if  $V_i$  decreases,  $V_o$  or  $R_E$  decreases, and  $V_o$  on  $R_C$  will be increased.

Sunwan

Sunday  
12/10/2014



\* the output voltage here dependent on the Fan out.

\* when the  $V_o$  high, I give current to the drift gates

↳ it is the inverse active mode.

\* for the drift gates :

the current passes through the 4K in the right side :

$$I = \frac{5 - 1.6}{4K} = 0.75 \text{ mA}$$

B

$$1.6 + 0.4V$$


↳ for  $T_r$ .

$$* I_E = \frac{h_{FE}}{I_C} I_B + I_B \quad (\text{normal active mode})$$

$$* I_C = I_B + h_{FC} I_B \quad (\text{for inverse active mode})$$

Summary


Sunday  
12/10/2014



\* the current get into the  $T_1$  by its emitter, that it connected to  $V_0 = 15 \mu A$

\* the voltage output of TTL between 3.3 - 3.6V

⇒ for this ckt:  
→ Basic TTL:



→ Medium range: relatively good speed & good Average power dissipation (10 mW)

→ increase the value of resistances, decrease the speed.

resistances hundreds of kΩ ⇒ make speed 1 ns.



⇒ when you operate the gate @ high speed (change between high & low input), will get a reflection so will be high overshoot in -ve or in +ve,


↳ so we add the diode to protect my gate from this overshooting.

- if the input more than  $-0.75$  it will be clamped.

- if the input high in +ve, it will play as a zener diode.

- also added to the two inputs.

⇒ we add this  $T_5$  by the  $1K$  resistance too :




→ we need  $T_5$  act as high resistance if we get in the saturation, and opposite if we get out of saturation.

→ increase the current will not make  $T_3$  get into deeper saturation, coz  $T_5$  take the same current.

→ increase temperature also does not affect.

③ we add  $T_6$  rather than the diode under  $T_2$ :




\*Darlington: bring the output resistance to very low value.


we want to decrease  $\tau = RC$ , decrease C or R

Darlington: make cascading of Tr-s: to drive more current when I need it.

increase # of Tr-s  
increase the power of B



⇒ Transfer Characteristic:  
I/O Characteristics



$$\Rightarrow V_o = V_{cc} - I_{B2} * 1.4 * 10^3 - V_{BE2} - V_D$$

$$I_o = \frac{5 - 2.3}{4} = 0.7 \text{ mA}$$

↳ Note:  $2.3 = 0.8 + 0.8 + 0.7$   
 for 1 Tr      for 1 Tr      inverse active  
 $T_3$  connected to the output       $T_4$  connected to output       $T_1$  connected to the output

$$\Rightarrow I_E = \frac{I_o}{\beta} = \frac{700}{50} = 14 \mu\text{A}$$

$$\Rightarrow I_{B2} = \frac{I_E}{\beta} = \frac{14 \mu\text{A}}{50} = 0.3 \mu\text{A}$$

$$\text{So: } V_o = 5 - \underbrace{0.3 * 10^{-6} * 1.4 * 10^3}_{4.2 * 10^{-3} \text{ V} = 0.004 \text{ V}} - 0.7 - 0.7 = 3.6 \text{ V}$$

$$4.2 * 10^{-3} \text{ V} = 0.004 \text{ V}$$

We can ignore this value.

Sunwan

Thursday  
16/10/2014

⇒ if we change the values of  $R$ 's, the value of  $V_o$  will not change too much, so its range will be between 3.4 - 3.6V.


⇒  $V_o$  after increasing values:

$$V_o = 5 - 0.75 - 0.75 = 3.5V$$

\* Notice that:  
for the common emitter:


$$A_E \approx 1 \quad \& \quad A_C \approx -\frac{R_C}{R_E}$$

→ for my ckt:  $A_C = -\frac{1.4K}{1K} = -1.4$




\* Now, if we want to find the I/O characteristics between  $V_i$  &  $V_o$ , we will find  $V_{CE}$  for the 1st Tr, and there is a current will pass into it

⇒ so, for the figure, we must subtract all values of  $V_{BH}$  by 0.1, and the  $V_i$  will not stop @ 1.6V, it will still to reach 3.6V.



\* Sketchy :

clamping for making BC junction doesn't open.



there is no delay for switching (increasing switching time)

\* Note :


I can't connect two TTL gates together → from the output.

↳ we will solve this problem :

- ① Tri-state → next page.
- ② Open Collector gates (self reading)


Sunman

Sunday  
19/10/2014



if this input high, no effect on this ckt. (additional input)


like:



but if the input is low, The Transistors which I put a circle on them are always off.

⇒ for the ckt above, there is a version put Shokety instead of Tr., Neither T because it will not go in the saturation by configuration of the design.

⇒ For the TTL, directions of current depend on the input.




\* Loading Factor :

- what ever you connect, there is variation, not like the Fan out.

\* Voltage range for the input :  $0.1 - 3.7V$

coz we suppose that we take the input from another gate.



if  $V_i = 0 \Rightarrow I = \frac{5 - 0.8}{4K} = 1.05 \text{ mA}$


but if the  $V_i = 1 \Rightarrow V_{BE} = 1.6 \text{ V}$ .

Sumtan

Tuesday  
2/10/2014

⇒ for difference amp. :

ECL



\* if the inputs are equal ⇒ that means in the same mode

↳ @ the end of the active region

\* increase the voltage on any side of inputs, we will disable the other side.

→ increasing  $V_{i2}$  to 1.4 :

$$V_{Tr} \rightarrow 0.8V, R \rightarrow 0.6V$$

- but  $V_{i1} = 1.3V$ , so the  $V_{Tr}$  there  $\rightarrow 0.7V$


and this is the edge between cutoff & active region.

→ suppose that  $V_{i2} = V_R$ .

so: if we increase  $V_{i1}$  by  $4V_{Tr} \approx 0.1$  :


$V_{C1}$  will decrease, coz the current will pass, and  $V_{C2}$  will increase.






"1" → -0.9  
"0" → -1.1

$V_1$	$V_2$	$V_{o2}$	$V_{c1}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0



→ very high protection for noise (disadvantage)

Reminder →



⇒  $V_{02} = V_{01} - V_{BE}$   
but the  $I_{02}$  is 100 multiple of  $I_{01}$ .


emitter follower →

$$I_B (h_{FE} + 1)$$


Suman

Thursday  
23/10/2014

→ ECL: → we add these gates →



→ if I increase the temperature,  $V_R$  and Margins are shifted, so we called it temperature




increase temperature, so all of these values will shift to right (so the gate won't effect).

Summan

Thursday  
23/10/2014

\* explain that:



$$\begin{aligned} \Delta R_{B4} &= \Delta R_{C2} \\ &= 0.03 \times 300 \\ &= 0.01V \# \end{aligned}$$

$$I_E = \frac{-0.75 + 5.2}{1.5k} = 3mA$$

$$I_B = \frac{I_E}{\beta} = \frac{3mA}{100} = 0.03mA$$

Result of this explaining:  $V_H = -0.76V$   
 300 الجابلية في الجهد على ground

\* explain for the ground (-5.2V):

$V_i$  is decreased  $\Rightarrow T_1$  off &  $T_2$  on

$$\text{then: } V_E = V_R - V_{BE2} = 1.175 - 0.75 = -1.925V$$


$$\text{So: } I_E = \frac{-1.925 + 5.2}{1.18k} = 2.78mA$$

Sunwan

Thursday  
23/10/2014

$$V_{RC2} = 2.78 \times 300 = 0.834 \text{ V}$$

$$V_{O2} = V_{RC2} - 0.75$$



change if  
to 0.03mA

$$\Delta V_{BE} = V_{BE} - V_{BE0} = 0.75 - 0.75 = 0 \text{ V}$$

$$I_B = \frac{V_{BE} - V_{BE0}}{R_B} = \frac{0}{1000} = 0 \text{ A}$$

$$I_E = I_B + I_C = 0 + 0.03 = 0.03 \text{ mA}$$

$$V_{BE} = V_{BE0} + I_B R_B = 0.75 + 0 \times 1000 = 0.75 \text{ V}$$

Result of this explanation:  $V_{BE} = 0.75 \text{ V}$   
300 ohm resistor is connected between V\_C and ground


⊗ explain for the drawing (-2.2k):  
It is connected to the V\_C node

$$V_{CSP} = V_{CC} - I_C R_C = 5 - 0.03 \times 100 = 4.7 \text{ V}$$

$$I_E = I_C + I_B = 0.03 + 0 = 0.03 \text{ mA}$$


$$V_{RC2} = 2.78 * 300 = -0.834 \text{ V}$$

$$V_{O2} = V_{RC2} + 0.75 \text{ V} = -1.58 \text{ V}$$



for the above ckt:  $V_{OH} = -0.76$

$V_{OL} = -1.58$



Sunwan

Sunday  
26/10/2014

$$\Rightarrow I_{E1} + I_{E2} = I = \text{constant}$$

$$\Rightarrow I_{E1} = I_{E0} e^{\frac{(V_i - V_E)/V_T}{(V_R - V_E)/V_T}} ; V_i = V_{B1}$$

$$\Rightarrow I_{E2} = I_{E0} e^{\frac{(V_i - V_E)/V_T}{(V_R - V_E)/V_T}}$$

take ratio:

$$\frac{I_{E1}}{I_{E2}} = \frac{e^{\frac{(V_{B1} - V_E)/V_T}{(V_R - V_E)/V_T}}}{e^{\frac{(V_R - V_E)/V_T}{(V_R - V_E)/V_T}}}$$

$$\text{then } \frac{I_{E1}}{I_{E2}} = e^{\frac{(V_{B1} - V_R)/V_T}{(V_R - V_E)/V_T}}$$

$$\Rightarrow \frac{95}{5} = e^{\frac{(V_{B1} - V_R)/V_T}{(V_R - V_E)/V_T}}$$

$$\therefore \Delta V_{B1} = 150 \text{ mV} = 6V_T$$

$\Rightarrow$  for the noise margins: they are critical values, you must take care about environment, and it is hard when we build the Tr.

$\hookrightarrow$  but one benefit that they are equal.

$\hookrightarrow$  if  $V_R$  is variable, we will change the NO & NI

$\hookrightarrow$  must be constant

& the values of voltages for the limits of margins must be constant too.

$$\Rightarrow \Delta V_{\text{junction}} = -K \Delta T \quad \#$$

Sunway

Sunday  
26/10/2014

$$\Rightarrow V_{B3} = V_{E3} + 0.75$$

$$\Rightarrow I_{R1} = \frac{0 + 5.2 - 0.75 - 0.75}{R_1 + R_2} = 1.27 \text{ mA}$$

$$\Rightarrow V_{R1} = I_{R1} * R_1 = 0.38 \text{ V}$$

$$\Rightarrow V_{B3} = 0 - V_{R1} = -0.38 \text{ V}$$

So we get:  $V_{E3} = V_{B3} - 0.75$

\* assume  $R_1 = 0.3 \text{ k} \neq R_2 = 2.6 \text{ k}$  :

$$V_{E3} = -0.38 - 0.75 = -1.13 \text{ V}$$


$\Rightarrow$  we want to add Deltas on (\*) in my ckt.

- on the diodes side put 25
- on the Tras side put 8

then:  $\Delta V_R = -0.775 \text{ V}$

$\Rightarrow$  look for this figures:

(1)



$$\Rightarrow \Delta V = -K \Delta T - \delta \text{ (delta)}$$

$$\Delta V_R = \frac{2\delta}{R_1 + R_2} * R_1 - \delta$$


↳ due to temperature change.

$$\Delta V_R = \delta \left( \frac{2}{1 + \frac{R_2}{R_1}} - 1 \right)$$

↳ substituting the values of  $R_1$  &  $R_2$ :

$$\therefore \Delta V_R = -0.77 \delta \neq$$

(2)



$$\Rightarrow \Delta V_o \text{ (when } T_2 \text{ is conducting)} = \Delta V_R \left( \frac{-R_c}{R_E} \right) \approx -0.55 \delta$$

but:

$$\Delta V_o \text{ (when } T_2 \text{ is off)} = -\delta$$



Summary

Tuesday  
28/10/2014

\* for the figure (1), and before the temperature changes =

$$\Rightarrow V = \frac{(5.2 - 0.75 - 0.75) R_1}{R_1 + R_2}$$


and  $\Delta V = \frac{2\delta}{R_1 + R_2} * R_1$  ; voltage division

\*  $\Delta V_R = \Delta V_1 - \delta$  #

(3)


\*  $V_x = 0 - I_C R_C$

\*  $V_R \uparrow \Rightarrow V_x \uparrow$  then:  
 $R_E (I_{R-4}) \uparrow \neq$   
 $V_0 \uparrow$




\* Translation = is to imply the same logic of ECL on TTL

(non-saturated logic) ECL  $\Rightarrow$  (Saturated) TTL  
 $-0.76V \Rightarrow 3.6V$  "1"  
 $-1.58V \Rightarrow 0.2V$  "0"




# FET : Field Effect Transistor




but that gives you a lower speed. ← (less area for building a gate & power dissipation is little & Fan out is 10 multiply of TTL)

\* JFET:




Summan

Thursday  
30/10/2014



\* lets explain that.



\*  $V = 0 \Rightarrow \text{current} = 0$

\* Increase voltage  $\Rightarrow$  increase current on (n)  $\Rightarrow$  reverse biased.

$\hookrightarrow$  continue increasing the current, the depletion regions will open on each other  
the moment the  $V_{DS}$  will stop increasing we call it  $V_p \Rightarrow V_{DS} = V_p$