


Digital Electronics




Fall 2017



Dr. Hani Jamleh



By: Mhmd Abuhashya



Powerunit-ju.com

Digital Electronics

Dr. Hani Jamleh.

h.jamleh@ju.edu.jo

Fall 2017-2018


Notebook.

By. Mohammad
Abu Hashya.




**

Gate



25mA
(Not enough, this is)
called **Fan out**

solved by using
a circuit to do a boost
for the current.



$\Rightarrow V_o = 5 \frac{10K}{20K} = \underline{\underline{2.5 \text{ volt.}}}$

Gate made from TTL
LS → schottky
low power

Gate made from MOS.
CD4000

* Main gate is: NOT.

Do multiple operations; output depends on the input value.

* Two types: Sequential logic: e.g flip-flop.


Combination Logics: e.g adder, subtractor.

Do one operation or more of the basic operations.

* Digital Protocols:

• USART:

↓
RS 232 (standard)
↓
contains 9 pins.




Band Rate
BR 9600 bit/sec.


• I2C:

enter integrated circuit.


* For Active circuit:



* VTC → Voltage-Transfer-Characteristic




from zero to V_{cc} ⇒ This called: Rail-to-Rail.



* To work as buffer:

⇒ must be as CC (common collector).
gain ≈ 1

* General Form of the gate:




→ problem: that the Σ -resistances are in parallel which decrease R_{eq} which increase the drawn current which lead to increase the voltage drop on R_0 if $V_0 = 5V$, V_{R_0} would take 3V which logically will become zero voltage at the output. since we will have $2V \equiv$ Logic 0

* To make C open cct:

need $C=0 \Rightarrow X_C = \frac{1}{j\omega C} = \infty$

*** Inverter:**



mid point voltage.

@ V_m : we could consider the values before V_m as V_{IL} and any value after V_m as V_{IH} .

* The best place for V_m @ the centre ($\frac{V_{CC}}{2}$).

- Logical (1): at input high.
- Logical (0): at input low.

*** Logic Swing:**

it is the difference between V_{OH} & V_{OL} $\Rightarrow (V_{OH} - V_{OL})$.

- must be as large as it possible.



$$V_{OL} < V_{IL}$$

$$V_{OH} > V_{IH}$$

*** Transition Width:**


difference between V_{IH} & V_{IL} $\Rightarrow (V_{IH} - V_{IL})$

- must be as small as it possible.

* The biggest problem for Digital Circuits is: Noise.

$V_{NMH} = V_{OH} - V_{IH} \rightarrow \text{Noise Margin High.}$


$V_{NML} = V_{IL} - V_{OL} \rightarrow \text{Noise Margin Low.}$



at this voltage it give max. output voltage. (and any value before it) we take it considering the worst case.

we put it on the input axis: To assure that it is lower than the next input low.


* If V_{OL} was too close to V_{IL} in the design:
Then with Noise, this lead to an error.



* Noise Immunities:

Note that the summation for N_{IH} & N_{IL} is 100%.

* Fan in - Fan out:




* we will focus on Fan out.

$N_{OH} > N_{OL}$

we care for the lower one.

$\max_{Fanout} = \min(N_{OH}, N_{OL})$

if we used NOT all gates must be NOT.




with delay (called propagation delay)

↳ Because the capacitance at the junctions.

BJT, MOSFET
↓
Bipolar. ↳ uni-Bipolar

(uni-Bipolar faster than Bipolar).
(N-type BJT faster than P-type)

↳ due to Mobility $\mu_n = 1480$
 $\mu_p = 480$




$t_{PLH} \neq t_{PHL}$

Complementary.
CMOS



* We evaluate power dissipated by evaluating the supplied power.

* Diodes:

- We will study PN junction & MN Schottky.
- Common Gates made from Diodes: AND-OR.



if we input a -10V the diode will be reversed-mode & it will output a 0.7V.



⇒ This -50V will destroy the device, we solve this by using clamper cct.

P⁺: stands for Highly doped.

f: Femto = 10⁻¹⁵


* Temperature Effects on Reverse char.:

- Advantage: Increase the value of the Break down voltage.
- Disadvantage: Increase the value of the reverse current.

• Why Germanium is impractical in industrial uses?


Because at high Temp. it dissipate very large power.

Dopping ↑ ⇒ Break down voltage ↓




- Increasing the voltage applied it will increase the area of the depletion region, until reach something called "Avalanche" so that we call this Diode: Avalanche Diode.

* Switching Transient:




- * Turn-on Time **FASTER** than Turn-off Time.
 $t_{on} < t_{off}$




- $V_T \equiv$ Thermal voltage.
- $V_s \equiv$ Threshold voltage.
- $V_{bi} \equiv$ Built-in Potential.

$$V_{bi} = V_T \ln \left(\frac{N_a \cdot N_d}{n_i^2} \right) \approx 0.757$$



Varicap (Varactor) \equiv Variable Capacitor.



As the voltage applied increased $\Rightarrow W \uparrow$ so $C \downarrow$.



AND-Gate.


$$V_{out} = V_{DC} - IR$$

$$= V_{DC} - V_{DC} + V_{in} + V_D(on)$$



OR-Gate.

VTC



3.6 The Ebers-Moll BJT Model. \Rightarrow NOT included.

* Transistor:

* we will do the analysis for the BJT ccts with known states (know the mode of operation).


* Which is faster, off time or ON time?


ON-Time.

* Note: Beta for Forward is larger than Beta for Reverse.

* slide (8): Memorize the circuits.

* for slide (19): if $i_c = 0$, then $v_{out} = V_{CC}$ since $v_o = V_{CC} - I_c R_c$.






Digital Electronics




Fall 2017



Dr. Hani Jamleh



By: Mhmd Abuhashya



Powerunit-ju.com

* Note: $I_c = \beta_F I_B \Rightarrow$ This is valid just for forward Active, Not for saturation, BUT could be valid for saturation @ (eoc) when $\alpha = 1$. 8

* Drive splitter: pull-up driver \rightarrow for charge.
pull-down driver \rightarrow for discharge.

* Note: if one ckt is TTL, then all of the others will be also TTL. (connected together).

* The advantage of the emitter follower that it has a very High gain current.

* Power dissipation found from 2-states of the current I_{cc} :


$I_{cc(OH)}$ & $I_{cc(OL)}$ then take the average.

$$P_{av} = \frac{I_{cc(OH)} + I_{cc(OL)}}{2} V_{CC}$$


\Rightarrow if there is V_{EE} you have to add it up to your calculations.

* CHAPTER(5):

Review:




\Rightarrow VTC



$V_{OH} = V_{CC}$
 $V_{OL} = V_{CE(SAT)}$
 $V_{IH} = V_{BE(ON)}$

$$V_{IH} = V_{BE(SAT)} + R_B \frac{V_{CC} - V_{CE(SAT)}}{\beta R_C}$$

* NOR:




\Rightarrow Truth Table:

V_{in1}	V_{in2}	NOR (V_o)
0	0	1
0	1	0
1	0	0
1	1	0

0 means cutoff & 1 means sat.

* NAND:





⇒ Truth Table:


V_{in1}	V_{in2}	NAND (V_o)
0	0	1
0	1	1
1	0	1
1	1	0

* Multi-input RTL NAND Gate:


$n * V_{CE(SAT)} < V_{BE(FA)}$ → we choose it since it represent V_{IL} .



* Fan-out:



increasing # of gates will increase I_C
 ⇒ $V_D \uparrow$. (voltage drop).



By KVL: $\frac{V_{CC} - V_{out}}{R_c} = I_C$, $I_B' = \frac{V_{CC} - V_{CE(sat)}}{R_c' \cdot \beta}$, $I_C = N I_B'$

⇒ $\frac{V_{CC} - V_{out}}{R_c} = N \frac{V_{out} - V_{BE(sat)}}{R_B'}$

usually $R_c = R_c'$


$N = \frac{V_{CC} - V_{out}}{V_{out} - V_{BE(sat)}} \cdot \frac{R_B'}{R_c}$

↑ V_{IH}

* This RTL is an inverter.

* Fan-out of 1: means that you have one load gate.

* Note: Power dissipation when the transistor is off \Rightarrow Lowest.



@ V_{IH} :

$$I_B = \frac{V_{IH} - V_{BE(sat)}}{R_B + \beta R_E}$$


$\sigma = 1$ (COS) so $I_C = \beta I_B$
 $I_E = (1 + \beta) I_B$

$$\Rightarrow I_{B(sat)} = \frac{V_{CC} - V_{CE(sat)}}{\beta R_E}$$

so for V_{IH} :

$$V_{IH} = R_B * I_{B(sat)} + V_{BE(sat)} + V_{out}$$

$$V_o = I_E * R_E = I_{B(sat)} (1 + \beta) * R_E$$




$$\Rightarrow V_{IH} = I_{B(sat)} * R_B + V_{BE(sat)}$$

$$I_{B(sat)} = \frac{I_C(sat)}{\beta * \sigma} \rightarrow \sigma = 1 @ \text{COS.}$$

$$\Rightarrow I_C(sat) = \frac{V_{CC} - V_{CE(sat)}}{R_C}$$



N is max when $V_{out} = V_{IH}$

$$N = \frac{V_{CC} - V_{out}}{V_{out} - V_{BE(sat)}} * \frac{R_B}{R_C}$$




*** Active Pull-up:**

Q_s → splitter.
 Q_p → pull-up.
 Q_a → output.




This will take all the current so the second one will be off.

*** CHAPTER(6): DTL**




VTC



* We solve the problem: by using an additional diode for the load.

* a problem due to Not have a discharge path.

* VTC for Example 6.1 in slides:




for D_L :

$$V_{IL} = V_{BE(ON)} + V_{D(ON)} = 0.7 + 0.7 = 1.4 \text{ volt.}$$

$$V_{IH} = V_{BE(SAT)_{out}} + V_{D(ON)} = 0.8 + 0.7 = 1.5 \text{ volt.}$$

$$V_{OL} = 0.2 \text{ volt.}$$

$$V_{OH} = V_{CC} = 5 \text{ volt.}$$



if another Diode added in series with D_L :

$V_{in} = 1.4$ volt.
 $V_x = 2.1$ volt.

Before add it: $V_{in} = 0.7$ volt.
 $V_x = 1.4$ volt.

*

*

*

end of first material.

*** CHAPTER (7):**




Q_1 : will work as

This - called: Back-to-Back Diode.

Q_1 just will has two states:

- Saturation (when input Low). ↗ output high
- Reverse (when input high). ↘ output low.




- * If Q_1 sat. ($V_{CEsat} = 0.2$)
 - Q_o to be FA ($V_{BE} = 0.7$)
 $\Rightarrow V_{in} = 0.5$ volt.
 - Q_o to be SAT. ($V_{BE} = 0.8$)
 $\Rightarrow V_{in} = 0.6$ volt.

Totem Pole: (No load Case)

$R_{cp} \ll R_c$

@ $V_A = 0 \Rightarrow I_B = \frac{V_{CC} - V_{BE}}{R_B}$, I_B is very large.
 so Q_1 is SAT.

@ V_A low $\Rightarrow Q_1$ is off then Q_o is off.



$$V_o = V_{CC} - I_{B,P} * R_c - \underbrace{V_{BE(on)} - V_D(on)}_{EOC}$$


$$= 5 - 0.7 - 0.7$$

$$= 3.6 \text{ volt. (output High).}$$

$V_A \text{ low} < 0.5 \text{ volt.}$

- @ $V_A = 0.2 \Rightarrow Q_5 \text{ is OFF.}$
- @ $V_A = 0.5 \Rightarrow Q_5 \text{ is FA.}$
- @ $V_A = 0.6 \Rightarrow Q_5 \text{ is FA \& } Q_0 \text{ is OFF.}$
- @ $V_A = 1.2 \Rightarrow Q_5 \text{ is FA \& } Q_0 \text{ is FA.}$
- @ $V_A = 1.3 \Rightarrow Q_5 \text{ is SAT \& } Q_0 \text{ is FA.}$
- @ $V_A = 1.4 \Rightarrow Q_5 \text{ is SAT \& } Q_0 \text{ is SAT.}$


VTC:



Q_P off because it
 Need 1.6V to be ON
 $0.7 + 0.7 + 0.2 = 1.6$
 V_{BE} for Q_P V_{CE} for Q_0

But the voltage on it
 $0.2 + 0.8 = 1 < 1.6$
 $V_{CE \text{ sat}}$ of Q_5 $V_{BE \text{ (sat)}}$ of Q_0

*Fan-Out:



$$I_{A'} = (I_{B'} + I_{C'}) = I_{B',I} = \frac{V_{CC} - V_{BE \text{ (sat)}} - V_{CE \text{ (sat)}}}{R_B} \dots \textcircled{1}$$

$$N = I_{OL} / I_{A'}$$

$$I_{OL} = I_{C,0} = \beta_F \cdot I_{B,0} \dots \textcircled{2}$$

$$I_{B,0} = I_{E,0} - I_{R_D} \dots \textcircled{3}$$


$$I_{R_D} = V_{BE \text{ (sat)}} / R_D \dots \textcircled{4}$$

$$I_{E,0} = I_{B,0} + I_{C,0} \Rightarrow I_{C,0} = I_{R_C} = \frac{V_{CC} - V_{CE \text{ (sat)}} - V_{BE \text{ (sat)}}}{R_C} \dots \textcircled{5}$$


$$\Rightarrow I_{B,0} = -I_{C,0} = -(1 + \beta_R) I_{B,0} \dots \textcircled{7}$$

$$I_{B,0} = \frac{V_{CC} - V_{BC \text{ (RA)}} - V_{BE \text{ (sat)}} - V_{BE \text{ (sat)}}}{R_B} \dots \textcircled{8}$$

Use $\textcircled{8}$ to $\textcircled{1}$ to find fanout N .







when G_2 send information, G_1 must be o/c.
 * o/c is represented by Z .



This is called Open Collector.


CHAPTER (8):

Review:




$$I_C = I_C' + I_{SBD} = \beta I_B = \beta (I_B' - I_{SBD})$$


SBD: used to avoid entering SAT. region.




* STTL (VTC):



* CHAPTER (II):




* input stage which determine non-inv. & inv. where to be chosen.






- if we choose V_{O2} : its side will be inv. input, & the other side Non-inv.
- if we choose V_{O1} : its side will be inv. input, & the other side Non-inv.

* if we choose V_{O2} then:



* Sketch VTC:





if $V_I < V_{BB}$

$\Rightarrow V_I - V_{BB} < 0$; let $V_{BB} = 2\text{ volt}$.

• Case (I):

if $V_I = V_{BB} \Rightarrow Q_I \& Q_R$ F.A.

$$V_E = V_{BB} - V_{BE(F.A)}$$

$V_{BE(F.A)}$ for ECL = 0.75 volt. most of the time.

$$I_E = \frac{V_E + V_{EE}}{R_E}$$

• Case (III):

$$V_o = V_{CC} - I_E R_C = V_{CC} - \frac{R_C}{2R_E} (V_{BB} - V_{BE} + V_{EE})$$

* In case $Q_I \& Q_R$ (Identical):

$$I_{E1} = I_{E2} = 0.5 I_E$$

• Case (II):

if $V_I < V_{BB} \rightarrow$ ①... $V_E = V_{BB} - V_{BE,R(ECL)}$
 ②... $V_E = V_{IN} - V_{BE,I}$


\Rightarrow putting ① = ②: $V_{BE,I} = V_{IN} - V_{BB} + V_{BE,R(ECL)}$

* To prove that Q_I is off in this Case:

$V_{BE,I} = 1.8 - 2 + 0.75 = 0.55 < V_{BE(ECL)}$; so Q_I is off.

$V_{NONV} = V_{CC} - I_C R_C$, $I_{C,R} \approx I_{E,R}$

• VTC for inverting:



$V_{OH} = V_{CC} - I_{C,I} R_{C,I} \Rightarrow V_{OH} = V_{CC}$

$V_{OL} = V_{CC} - I_{C,I} R_{C,I}$

$I_{C,I} \approx I_{E,I} = \frac{V_E + V_{EE}}{R_E} = \frac{V_I - V_{BE,I(ECL)} + V_{EE}}{R_E}$

$V_{IL} = V_{BB} - 0.05$

$V_{IH} = V_{BB} + 0.05$


• Case (IV): " Q_I SAT"

$V_{INV} = V_{CE(sat)} + I_{E(sat)} R_E + V_{EE}$

$I_{E(sat)} = \frac{V_I - V_{BE(sat)} + V_{EE}}{R_E}$

Then find V_S .


* end of *
 * second *
 * Material. *



Digital Electronics




Fall 2017



Dr. Hani Jamleh




By: Mhmd Abuhashya




Powerunit-ju.com

* MOSFET :


BJT:




Called Bipolar since it depends on both of holes & electrons.




MOSFET:



stands for: Substrate OR Bulk.



* Flowchart for MOSFET:



Linear - amplifier.

To increase k_n : $\uparrow k_n = \frac{\mu K'}{2} \frac{W}{L} \Rightarrow \uparrow K' = \mu \uparrow C_{ox} \Rightarrow \uparrow C_{ox} = \frac{C_{ox}}{t_{ox}}$

High K-Material


\Rightarrow increasing k_n will increase I_D [$I_D = k_n (V_{GS} - V_{TN})^2$]

& will increase the FAN-OUT.

CHAPTER (16):

• MOO: Mode of Operation.

for MOSFET:



$K_n = K_n' \frac{W}{L}$

* Mode of operation:

NMOS

$V_{TN} > 0$ (+ve).

1] check: $V_{GS} > V_{TN}$
 if No: NMOS is OFF. ($I_D = 0$)

if Yes: NMOS is ON.

2] check: $V_{DS} < V_{GS} - V_{TN}$
 if Yes: Linear Mode.

$I_D (lin) = K_n [(V_{GS} - V_{TN}) V_{DS} - \frac{1}{2} V_{DS}^2]$

if No: SAT Mode.

$I_D (sat) = \frac{K_n}{2} (V_{GS} - V_{TN})^2 (1 + \lambda V_{SD})$

PMOS

$V_{TP} < 0$ (-ve)

1] check: $V_{SG} < -V_{TP}$
 if Yes: PMOS is OFF. ($I_D = 0$)

if No: PMOS is ON.

2] check $V_{SD} < V_{SG} + V_{TP}$

if Yes: Linear Mode.


$I_D (lin) = K_p [(V_{SG} + V_{TP}) V_{SD} + \frac{V_{SD}^2}{2}]$

if No: SAT Mode.

$I_D (sat) = \frac{K_p}{2} [V_{SG} + V_{TP}]^2$

* Capacitances in MOSFET:

1] Gate Oxide Capacitances.



$C_G = C_{GD} + C_{GS} + C_{GB}$ "parallel"

$C_{GB} = WL C'_{ox}$

$C'_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$



2) Junction Capacitances.

$$C_{BS}(V_{BS}) = \frac{C_{BS0}}{\left[1 - \frac{V_{BS}}{\phi_{BS}}\right]^{MB}}$$

$\phi_{BS} \in [0.9 - 1]$ volt.

MB \equiv Grading Factor $\left[\frac{1}{2} \text{ or } \frac{1}{3}\right]$.



* we will assume that: $C_G \gg C_J$



* CHAPTER (17):

HomeWork: solve P 17.7, 17.20, 18.3, 18.10

VTC for the shown circuit in Fig. 1:



• the value of V_{TN} is: $V_{TN} = 0.2 * V_{DD}$ * use it when V_{TN} NOT given.

* Power Dissipation:

$$P_T = P_{static} + P_{dynamic}$$

$$P_{static} = V_{DD} \frac{I_{OH} + I_{OL}}{2}$$

$$P_{dyn.} = C_L \nu V_{DD}^2$$

• Two currents in this circuit \rightarrow one in the transistor. \rightarrow one in the Resistance.

* depend on Freq.

\Rightarrow states:

• state (I):
 $V_{IN} = 0$
 $\Rightarrow V_{GS} < V_{TN}$
 $I_D = 0$ **OFF.**
 $V_O = V_{DD}$


• state (II):
 $V_{IN} \uparrow > V_{TN}$ slightly
 $\Rightarrow V_{GS} > V_{TN}$
 $\Rightarrow V_{DS} > (V_{GS} - V_{TN})$
SAT.

$$\Rightarrow I_{RL} = \frac{V_{DD} - V_{out}}{R_L}$$

$$I_{D(sat)} = \frac{K_n}{2} (V_{GS} - V_{TN})^2$$

① ②

continue. \Rightarrow



• for the circuit shown in Fig. 1 you can note that (1) = (2)

$$\Rightarrow \frac{K_n}{2} (V_{GS} - V_{TN})^2 = \frac{V_{DD} - V_o}{R_L} \quad ; \quad V_o = V_{DS} \\ V_{IN} = V_{GS}$$

$$\Rightarrow I_D(V_{GS}) = I_R(V_{DS})$$

* Derive Both sides w.r.t (t):

$$2 \cdot \frac{K_n}{2} (V_{GS} - V_{TN}) \frac{dV_{IN}}{dt} = \frac{1}{R_L} \cdot \frac{dV_o}{dt} \Rightarrow K_n (V_{GS} - V_{TN}) = -\frac{1}{R_L} \left(\frac{dV_o}{dV_{IN}} \right) = \frac{1}{R_L}$$

$$\Rightarrow V_{GS} = \frac{1}{R_L K_n} + V_{TN}$$

• State (III): $V_{IN} \uparrow \Rightarrow V_o \downarrow \Rightarrow V_o = V_I = V_m$

$$V_{DS} ? \quad V_{GS} - V_{TN} \Rightarrow I_D = \frac{K_n}{2} (V_{GS} - V_{TN})^2 = \frac{V_{DD} - V_{DS}}{R_L}$$

$$\Rightarrow V_m ? \quad V_m - V_{TN}$$

$$\Rightarrow 0 > -V_{TN} \text{ (yes) } \therefore \text{SAT.}$$

$$V_m = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

• State (IV):

$V_{DS} < (V_{GS} - V_{TN}) \Rightarrow \text{Linear.}$

$$I_D (\text{lin}) = K \left[(V_{IN} - V_{TN}) V_{DS} - \frac{1}{2} V_o^2 \right]$$

$$K \left[(V_{IH} - V_{TN}) V_{OL} - \frac{1}{2} V_{OL}^2 \right] = \frac{V_{DD} - V_{OL}}{R_L}$$

$$\Rightarrow K V_{OL} dV_{IH} + K (V_{IH} - V_{TN} - V_{OL}) dV_{OL} = -\frac{1}{R_L} dV_{OL}$$

$$\Rightarrow \frac{dV_{OL}}{dV_{IH}} = \frac{K V_{OL}}{K V_{OL} + K V_{IH} + K V_{TN} - \frac{1}{R_L}} = -1 \Rightarrow V_{OL} = -V_{OL} + V_{IH} - V_{TN}$$

$$\Rightarrow 2V_{OL} = V_{IH} - V_{TN} \Rightarrow V_{OL} = \frac{V_{IH} - V_{TN}}{2}$$

almost zero.

$$\Rightarrow I_D = K \left[(V_{IH} - V_{TN}) \frac{V_{IH} + V_{TN}}{2} - \frac{1}{2} \left(\frac{V_{IH} - V_{TN}}{2} \right)^2 \right] = \frac{V_{DD} - \left(\frac{V_{IH} + V_{TN}}{2} \right)}{R_L}$$

• state (V):

$$V_{out} < V_{IN} - V_{TN}$$

$\Rightarrow V_{DS} < V_{GS} - V_{TN}$ "will stay linear".

✳ CHAPTER (18):

Example 18.1 in the BOOK:

$V_{DD} = 5 \text{ volt.}$

$V_T = 0.2 * 5 = 1 \text{ volt.}$

$R_L = 50 \text{ K}\Omega.$


$\Rightarrow V_{OH} = V_{DD} = 5 \text{ volt.}$

$V_{IL} = 1.5 \text{ volt.}$

$V_m = 2.56 \text{ or } -1.56$

$V_{IH} = 3.27 \text{ or } -1.94$

$V_{OL} = 0.556 \text{ volt.}$



• Power Dissipation for this circuit:

$P_{DD}(\text{avg}) = \frac{I_D(\text{OH}) + I_D(\text{OL})}{2} \cdot V_{DD} \dots (1)$

$P_{DD}(\text{Dynamic}) = C_L \cdot \nu \cdot V_{DD}^2 \dots (2)$

• Note: more C_L & more freq. \Rightarrow more $P_{DD}(\text{Dynamic})$.

$I_D(\text{OH}) = \text{Zero} \dots (3)$

$I_D(\text{OL}) = I_D(\text{Lin}) = K \left[(V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \dots (4)$

\Rightarrow substitute (3) & (4) into (1) to find the static Power:


$P_{DD}(\text{avg}) = \frac{1}{2} I_D(\text{Lin}) V_{DD}$

$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$

• we want always to decrease t_{ox} :

since we need K High, and

$K \propto C_{ox} \Rightarrow K \uparrow \rightarrow C_{ox} \uparrow \rightarrow t_{ox} \downarrow$



* VTC equations:

$V_{OH} = V_{DD}$
 $V_{OL} = \frac{V_{DD}}{K R_L (V_{DD} - V_T) + 1}$

$V_{IL} = V_T + \frac{1}{R_L K}$


• for V_m :

$\frac{K}{2} V_m^2 + \left[\frac{1}{R_L} - K V_T \right] V_m + \left[\frac{K}{2} V_T^2 - \frac{V_{DD}}{R_L} \right] = 0$


• for V_{IH} :

$\frac{3}{8} K (V_{IH} - V_T)^2 + \frac{1}{2 R_L} (V_{IH} - V_T) - \frac{V_{DD}}{R_L} = 0$

* Rise Time:



$I_{R_L} = I_D + I_{C_L}$



• Case I: $I_{R_L} = I_{C_L}$ $\frac{V_{DD} - V_o}{R_L} = C_L \frac{dV_o}{dt}$

$\Rightarrow \int_{t_1}^{t_2} dt = \int_{V_1}^{V_2} \frac{C_L R_L}{V_{DD} - V_o} dV_o = -C_L R_L \ln \left[\frac{V_{DD} - V_2}{V_{DD} - V_1} \right]$

$\therefore \Delta t = C_L R_L \ln \left(\frac{V_{DD} - V_1}{V_{DD} - V_2} \right)$ $\Rightarrow \Delta t$
 ① t_r : V_1 : 10%, V_2 : 90%
 ② t_{PLH} : V_1 : 10%, V_2 : 50%

① t_r :
 $V_1 = V_{OL} + 0.1(V_{OH} - V_{OL})$
 $\Rightarrow V_1 = 0.1V_{DD} + 0.9V_{OL}$ ②

$V_2 = V_{OL} + 0.9(V_{OH} - V_{OL})$
 $\Rightarrow V_2 = 0.9V_{DD} + 0.1V_{OL}$ ③

substitute ② & ③ into ①:

$t_r = C_L R_L \ln \left[\frac{V_{DD} - 0.1V_{DD} - 0.9V_{OL}}{V_{DD} - 0.9V_{DD} - 0.1V_{OL}} \right] = C_L R_L \ln \left[\frac{0.9V_{DD} - 0.9V_{OL}}{0.1V_{DD} - 0.1V_{OL}} \right] = C_L R_L \ln 9$

$\Rightarrow t_r = 2.12 C_L R_L$ #


② t_{PLH} : $V_2 = V_{OL} + 0.5(V_{OH} - V_{OL}) \Rightarrow V_2 = 0.5V_{OH} + 0.5V_{OL}$ ④

$V_1 = V_{OL} + 0.1(V_{OH} - V_{OL}) \Rightarrow V_1 = 0.1V_{DD} + 0.9V_{OL}$ ⑤

substitute ④ & ⑤ into ①:

$t_{PLH} = C_L R_L \ln \left(\frac{9}{5} \right) \approx C_L R_L \ln(2)$ #

* Fall Time:



$$I_{R_L} = I_D + I_{C_L}$$

$$I_D = I_{R_L} - I_{C_L}$$

neglected.

$$I_D = -I_{C_L} = -C_L \frac{dV_o}{dt}$$

if $V_{DS} > V_{GS} - V_T$ "SAT"

start $V_{IN} = V_{DD} = V_{GS}$

as long as $V_{DS} > V_{DD} - V_T \Rightarrow$ "SAT"

$V_{DS} < V_{DD} - V_T \Rightarrow$ "LIN"


$$\int_{t_3}^{t_4} dt = \int_{V_3}^{V_4} -C_L \frac{dV_o}{dt} = \int_{V_3}^{V_4} \sim + \int_{V_{DD}-V_T}^{V_4} \sim = \Delta t(\text{SAT}) + \Delta t(\text{LIN})$$

The following could be observed:

$$t_f = \frac{C_L}{K} \left[\frac{2(V_T + 0.1V_{OL} - 0.1V_{DD})}{(V_{DD} - V_T)^2} \right] + \frac{1}{V_{DD} + V_T} \ln \left[\frac{1.9V_{DD} - 2V_T - 0.9V_{OL}}{0.1V_{DD} + 0.9V_{OL}} \right]$$


$$t_{PHL} = \frac{2C_L V_T}{K(V_{DD} - V_T)^2} + \frac{C_L}{K(V_{DD} - V_T)} \ln \left[\frac{1.5V_{DD} - 2V_T - 0.5V_{OL}}{0.5V_{DD} - 0.5V_{OL}} \right]$$

* CHAPTER (19):



"always in Saturation mode"

* CHAPTER (20):



"always in Linear mode"

These two chapters Not included in the exam.

* CHAPTER (23): "CMOS"

Review:

NMOS

$V_{GS} < V_{TN}$ (off)

$V_{GS} > V_{TN}$ (ON)

$V_{DS} \geq V_{GS} - V_{TN}$ (SAT)

$I_D(SAT) = \frac{1}{2} K_n (V_{GS} - V_{TN})^2$

else: (Lin)

$I_D(lin) = K_n [(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2}]$

PMOS

$V_{SG} < -V_{TP}$ (off)


$V_{SG} > -V_{TP}$ (ON)

$V_{SD} \geq V_{SG} - (-V_{TP})$ (SAT)

$I_D = \frac{1}{2} K_p (V_{SG} - (-V_{TP}))^2$

else: (Lin)

$I_D(lin) = K_p [(V_{SG} - (-V_{TP})) V_{SD} - \frac{V_{SD}^2}{2}]$



$V_{GS} = V_{IN}$
 $V_{SGP} = V_{DD} - V_{IN}$
 $V_{DSN} = V_O$
 $V_{SDP} = V_{DD} - V_O$

VTC for this cct:

* Output high voltage:

V_{OH} when $V_{IN} = 0 \Rightarrow V_{GSN} = 0 \Rightarrow I_{DN} = 0$

for I_{DP} : $V_{SGP} = V_{DD} - V_{IN} = V_{DD} \Rightarrow V_{SGP} > -V_{TP}$ "P is ON"

Assume P_0 is SAT: $I_{DP}(sat) = \frac{1}{2} K_p (V_{SGP} + V_{TP})^2 = 0$; K_p always constant > 0


so $V_{SGP} + V_{TP} = 0 \Rightarrow V_{SGP} = -V_{TP}$ not SAT. since we assume $V_{SGP} > -V_{TP}$

\therefore LINEAR. $\Rightarrow I_{DP}(lin) = K [(V_{SG} + V_{TP}) V_{SD} - \frac{V_{SD}^2}{2}] = 0$

so $V_{SD} [(V_{SG} + V_{TP}) - \frac{V_{SD}}{2}] = 0 \rightarrow (V_{SG} + V_{TP}) * 2 = V_{SD}$ "Noway"

so $V_{SD} = 0$

$V_{SGP} = V_{DD} - V_{OH} \Rightarrow$ which means: $V_{OH} = V_{DD}$



* Output Low Voltage:

$V_{IN} = V_{DD}$

assume N_0 ON: $V_{SGP} = V_{DD} - V_{IN} = V_{DD} - V_{DD} = \text{Zero}$

$\Rightarrow V_{SGP} = 0 < -V_{TP}$ so "OFF"

N_0 must be biased in LIN.

$I_D(lin) = K_n [(V_{GSN} - V_{TN}) V_{DSN} - \frac{1}{2} V_{DS}^2] = 0 = I_{DP}(off) \Rightarrow V_{DSN} = 0 = V_{OL}$

* Input Low Voltage:

at point (a) $\Rightarrow N_0$ will enter SAT mode.

$$I_{DN}(SAT) = \frac{K_n}{2} [V_{GSN} - V_{TN}]^2 \quad ; \quad V_{GSN} = V_{IL}$$

$$I_{DP}(LIN) = K_p [V_{SGP} + V_{TP}] V_{SDP} - \frac{V_{SDP}^2}{2} \quad ; \quad V_{SGP} = V_{DD} - V_{IL} \quad ; \quad V_{SDP} = V_{DD} - V_{out}$$

• Do the following: $I_{DN}(SAT) = I_{DP}(LIN) \Rightarrow \frac{\partial}{\partial t} I_{D}(SAT) = \frac{\partial}{\partial t} I_{D}(LIN)$

let $\frac{\partial V_{out}}{\partial V_{in}} = -1$

with unknown V_I

with unknowns V_I, V_{out}

• The following Equations would be observed:

$$V_{IL} = \frac{2V_{out} - V_{DD} + V_{TP} + \frac{K_n}{K_p} V_{TN}}{1 + \frac{K_n}{K_p}} \quad \dots (1)$$

$$\frac{K_n}{2} (V_{IL} - V_{TN})^2 = K_p \left[(V_{DD} - V_{IL} + V_{TP}) (V_{DD} - V_{out}) - \frac{(V_{DD} - V_{out})^2}{2} \right] \quad \dots (2)$$

* Mid Point Voltage:

$$V_m = \frac{V_{DD} + V_{TP} + \sqrt{\frac{K_n}{K_p}} V_{TN}}{1 + \sqrt{\frac{K_n}{K_p}}}$$

when $V_m = 0.5V_{DD}$: "Best value"

- 1) $V_{TN} = |V_{TP}|$
- 2) $K_n = K_p$


$$\left\{ \begin{aligned} K &= K' \cdot \frac{W}{L} \\ K' &= C_{ox} \mu_{(channel)} \\ \mu_n(Si) &= 580 \frac{cm}{V \cdot s} \\ \mu_p(Si) &= 230 \frac{cm}{V \cdot s} \end{aligned} \right.$$

• we choose $V_m = 0.5V_{DD}$:
For the Transistor to be less susceptible to Noise.
in this case CMOS called:
"symmetric CMOS Inverter".

* Input High Voltage:

you can get the following:

$$V_{IH} = \frac{V_{DD} + V_{TP} + \frac{K_n}{K_p} (V_{TN} + 2V_{out})}{1 + \frac{K_n}{K_p}} \quad \dots (1)$$



in case of symmetric:

$$V_{IH} = (0.5V_{DD} - V_{IL}) + 0.5V_{DD}$$

$$K_n [(V_{IH} - V_{TN}) V_{out} - \frac{V_{out}^2}{2}] = \frac{K_p}{2} (V_{DD} - V_{IH} + V_{TP})^2 \quad \dots (2)$$

$$C_{Lx} = \frac{t_p(\max)}{\frac{2V_{Tx}}{K_x(V_{DD}-V_{Tx})^2} + \frac{1}{K_x(V_{DD}-V_{Tx})} \ln \left[\frac{1.5V_{DD}-2V_{Tx}}{0.5V_{DD}} \right]}$$

$t_p(\max) \equiv$ Maximum Propagation Delay.

if x is N: $V_{Tx} = +V_{TN} \Rightarrow C_{Ln}$
 $K_x = +K_N$

Solve problems chapter 23:

- problem 23.2 \Rightarrow Non symmetric.
- problem 23.3 \Rightarrow Symmetric.
- problem 23.14/25/32/35.

* For Fig.1 in previous page:

it is important to know each states of P_0 & N_0 in each region.

* Subjects in the Final Exam: TTL / δ TTL / MECL / NMOS+R / CMOS

* * *
 End of Material.
 * * *

Best * * *
 * * of * * *
 * * * Luck

CMOS:

HW. 3, 14, 25, 32, 35

Note

$$V_{IN} = V_{GSN}$$

$$V_{out} = V_{DSN}$$

$$V_{IN} = V_{DD} - V_{SGP}$$

$$V_{out} = V_{DD} - V_{SDP}$$


∴

$$V_{GSN} = V_{IN}$$

$$V_{DSN} = V_{out}$$

$$V_{SGP} = V_{DD} - V_{IN}$$

$$V_{SDP} = V_{DD} - V_{out}$$



Voltage Transfer Characteristic (VTC)

□ Voh: $V_{IN} = \phi V \rightarrow N_0$ is off $\rightarrow I_{DN} = \phi$

How about I_{DP} ?

$V_{SGP} = V_{DD} - V_{IN} = V_{DD} > -V_{TP} \rightarrow \infty$ P_0 is ON

By contradiction, assume P_0 is SAT

$$I_{DP}(SAT) = \frac{1}{2} K_P (V_{SGP} + V_{TP})^2 = I_{DN} = \phi$$

① K_P can't be zero

② V_{SGP} is larger than zero

∴ The P_0 can't be in SAT.

- my assumption is wrong.

- P_0 must be in LIN

$$\therefore I_{DP}(LIN) = K_P \left[(V_{SGP} + V_{TP}) V_{SDP} - \frac{1}{2} V_{SDP}^2 \right] = I_{DN} = \phi$$

$$= K_P V_{SDP} \left[(V_{SGP} + V_{TP}) - \frac{1}{2} V_{SDP} \right] = \phi$$

① K_P can't be zero

② check: $(V_{SGP} + V_{TP}) - \frac{1}{2} V_{SDP} = \frac{\phi}{K_P V_{SDP}}$

$$V_{SDP} = 2(V_{SGP} + V_{TP})$$

If $V_{SDP} > V_{SGP} + V_{TP}$... then P_0 is SAT (wrong)

③ ∴ we get $V_{SDP} = \phi$

$$V_{out} = V_{DD} - V_{SDP} = V_{DD} - \phi = V_{DD} \neq$$

□

2] Vol:

$$V_{IN} = V_{DD} > V_{TN} \rightarrow N_0 \text{ is ON} \rightarrow$$

$$V_{SGP} = V_{DD} - V_{IN} = V_{DD} - V_{DD} = \phi \rightarrow V_{SGP} < -V_{TP}$$

$$\rightarrow P_0 \text{ is OFF} \rightarrow I_{DP} = \phi$$

If we do as we've done for V_{OH} , we'll find N_0 is in LIN

$$\begin{aligned} \therefore I_{DN}(\text{LIN}) &= K_N [(V_{GSN} - V_{TN})V_{DSN} - \frac{1}{2} V_{DSN}^2] = I_{DP} = \phi \\ &= K_N \cdot V_{DSN} [(V_{GSN} - V_{TN}) - \frac{1}{2} V_{DSN}] = \phi \end{aligned}$$

① K_N can't be zero

② check $(V_{GSN} - V_{TN}) - \frac{1}{2} V_{DSN} = \phi$

$$V_{DSN} \stackrel{?}{=} 2(V_{GSN} - V_{TN})$$

If $V_{DSN} > V_{GSN} - V_{TN}$... then N_0 is SAT (Wrong)

③ \therefore we get $V_{DSN} = \phi$

$$V_{out} = V_{DSN} = \phi$$

3] V_{IL} : V_{IN} increases slightly until $> V_{TN}$

From V_{OH} , we found P_0 is in LIN

N_0 starts to enter SAT

$$\therefore I_{DN}(\text{SAT}) = \frac{1}{2} K_N [(V_{GSN} - V_{TN})^2] \equiv I_{DN}(V_{IL})$$

$$I_{DP}(\text{LIN}) = K_P [(V_{SGP} + V_{TP})V_{SDP} - \frac{1}{2} V_{SDP}^2]$$

But we replace $V_{GSN} \equiv V_{IL}$
 $V_{SGP} = V_{DD} - V_{IL}$
 $V_{SDP} = V_{DD} - V_{out}$

$$\begin{aligned} \therefore \text{we get } I_{DN} &= \frac{1}{2} K_N [(V_{IL} - V_{TN})^2] \\ I_{DP} &= K_P [(V_{DD} - V_{IL} + V_{TP})(V_{DD} - V_{out}) - \frac{1}{2} (V_{DD} - V_{out})^2] \end{aligned}$$



\Rightarrow we have $I_{DN}(V_{IL}) = I_{DP}(V_{out}, V_{IL})$ ← one equation two unknowns

How to solve? $\frac{\partial I_{DN}}{\partial V_{IL}} = \frac{\partial I_{DP}}{\partial V_{IL}}$ & Let $\frac{\partial V_{out}}{\partial V_{IL}} = -1$

Get: $V_{IL} = \frac{2 \cdot V_{out} - V_{DD} + V_{TP} + \frac{K_N}{K_P} V_{TN}}{1 + \frac{K_N}{K_P}}$ and $\frac{K_N}{2} (V_{IL} - V_{TN})^2 = K_P [(V_{DD} - V_{IL} + V_{TP})(V_{DD} - V_{out}) - \frac{(V_{DD} - V_{out})^2}{2}]$

Solve simultaneously:

2



4) V_{IH} :
 $P_o \rightarrow (SAT)$
 $N_o \rightarrow (LIN)$

$$\textcircled{1} I_{DP}(SAT) = \frac{1}{2} K_P (V_{SGP} + V_{TP})^2$$

$$\text{But } V_{SGP} = V_{DD} - V_{IH}$$

$$\therefore I_{DP}(SAT) = \frac{1}{2} K_P (V_{DD} - V_{IH} + V_{TP})^2 = I_{DP}(V_{IH})$$

$$\textcircled{2} I_{DN}(LIN) = K_N [(V_{GS} - V_{TN})V_{DS} - \frac{1}{2} V_{DS}^2]$$

$$\text{But } V_{GS} = V_{IH} \text{ \& } V_{DS} = V_{out}$$

$$\therefore I_{DN}(LIN) = K_N [(V_{IH} - V_{TN})V_{out} - \frac{V_{out}^2}{2}] = I_{DN}(V_{IH}, V_{out})$$

$$\text{Let } I_{DP}(SAT) = I_{DN}(LIN)$$

$$I_{DP}(V_{IH}) = I_{DN}(V_{IH}, V_{out})$$

$$\text{Use } \frac{\partial I_{DP}}{\partial t} = \frac{\partial I_{DN}}{\partial t} \text{ \& } \frac{\partial V_{out}}{\partial V_{IH}} = -1$$

$$\text{Get } \textcircled{1} V_{IH} = \frac{V_{DD} + V_{TP} + \frac{K_N}{K_P} (V_{TN} + 2V_{out})}{1 + \frac{K_N}{K_P}} \text{ and}$$

$$\textcircled{2} K_N [(V_{IH} - V_{TN})V_{out} - \frac{V_{out}^2}{2}] = \frac{K_P}{2} (V_{DD} - V_{IH} + V_{TP})^2$$

$$\boxed{5} \quad V_{IM} \cong V_M$$

$$V_{IN} = V_{out} = V_M \Rightarrow \text{Both } N_0 \text{ \& } P_0 \text{ are in (SAT)}$$

$$I_{DN}(\text{SAT}) = I_{DP}(\text{SAT})$$

$$\frac{1}{2} k_N (V_{GSN} - V_{TN})^2 = \frac{1}{2} k_P (V_{SGP} + V_{TP})^2$$

$$\text{But } \textcircled{1} V_{GSN} = V_M$$

$$\textcircled{2} V_{SGP} = V_{DD} - V_M$$

$$\therefore k_N (V_M - V_{TN})^2 = k_P (V_{DD} - V_M + V_{TP})^2$$

$$V_M = \frac{V_{DD} + V_{TP} + \sqrt{\frac{k_N}{k_P}} V_{TN}}{1 + \sqrt{\frac{k_N}{k_P}}}$$

Example 23.2.

N_0

$$k'_N = 40 \mu\text{A}/\text{V}^2$$

$$\frac{W_N}{L_N} = \frac{4 \mu\text{m}}{2 \mu\text{m}}$$

$$V_{TN} = 1\text{V}$$

↓

$$k_N = k'_N \frac{W}{L} \\ = 80 \mu\text{A}/\text{V}^2$$

P_0

$$k'_P = 16 \mu\text{A}/\text{V}^2$$

$$\frac{W_P}{L_P} = \frac{16 \mu\text{m}}{8 \mu\text{m}}$$

$$V_{TP} = -1\text{V}$$

↓

$$k_P = k'_P \frac{W}{L} \\ = 64 \mu\text{A}/\text{V}^2$$

Circuit

$$V_{DD} = 5\text{V}$$

$$\rightarrow k_N/k_P = 1.25$$

$$V_{OL} = 0\text{V}, \quad V_{OH} = V_{DD} = 5\text{V}, \quad V_M = 2.42\text{V}$$

$$V_{IL} = 2.03\text{V}, \quad V_{IH} = 2.76\text{V}$$

$$\text{Noise margin: } \begin{aligned} NMH &= V_{OH} - V_{IH} = 5 - 2.76 = 2.24\text{V} \\ NML &= V_{OL} - V_{IL} = 2.03 - 0 = 2.03\text{V} \end{aligned}$$

23.5. The Symmetric CMOS Inverter

• Symmetric Transient response.

* Desired to have $V_M = \frac{V_{DD}}{2} = \frac{V_{DD} + V_{TP} + V_{TN} \sqrt{k_N/k_P}}{1 + \sqrt{k_N/k_P}}$

* happens if $k_N = k_P$ & V

$$= \frac{V_{DD} - 1 + 1 * 1}{1 + 1} = \frac{V_{DD}}{2}$$

Why? results in equal noise margins

and the V_{OH} and V_{OL} levels will have the same susceptibility to noise

How is made?

$$V_{TN} = V_{TP} \text{ (matching)}$$

$$k'_N = \mu_N C_{ox}$$

$$k'_P = \mu_P C_{ox}$$

Typically $\mu_n(\text{Si}) = 580 \text{ cm}^2/\text{V}\cdot\text{s}$

$\mu_p(\text{Si}) = 230 \text{ cm}^2/\text{V}\cdot\text{s}$

Let $k_N = k_P$

$$k'_N \frac{W_N}{L_N} = k'_P \frac{W_P}{L_P}$$

$$\mu_n C_{ox} \frac{W_N}{L_N} = \mu_p C_{ox} \frac{W_P}{L_P}$$

$$580 \frac{W_N}{L_N} = 230 \frac{W_P}{L_P} \Rightarrow \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$$

↑ charge carrier mobility ratio.

Example 23.3 $W_N = 4 \mu\text{m}$

$L_N = L_P = 2 \mu\text{m}$ (Technology node)


$W_P = ?$ to get symmetric?

$$W_P = 2.5 \cdot W_N \cdot \frac{L_P}{L_N} = 2.5 * 4 \mu\text{m} = 10 \mu\text{m}$$

$$k_N = k_P = 80 \mu\text{A}/\text{V}^2$$

$$V_M = 0.5 V_{DD} = 2.5 \text{V}$$

$$V_{IL} = 2.125, \quad V_{IH} = 2.875 \text{V}$$





Symmetric VTC get symmetric Dynamic response

23.6. The Minimum Size CMOS Inverter.

$$\left. \begin{matrix} W_N = W_P \\ L_N = L_P \end{matrix} \right\} \text{non symmetric.}$$

23.8. CMOS Inverter Dynamic Response



$$t_f = \frac{C_L}{W_N/L_N} \left[\frac{2V_{TN} - 0.1V_{DD}}{\dots} \right]$$

$$t_{PHL} = \dots$$

From the Book $t_r = \dots$
 $t_{PLH} = \dots$

Symmetry transient response \equiv Symmetry Dynamic Response !

23.9. CMOS Form-out

The form-out limitation of a CMOS Gate is:

A question of how much load capacitance can be driven and still have acceptable propagation delays.

$$C_{LX} = \frac{t_p(\text{MAX})}{\frac{2V_{TX}}{k_X(V_{DD}-V_{TX})^2} + \frac{1}{k_X(V_{DD}-V_{TX})} \ln\left(\frac{1.5V_{DD}-2V_{TX}}{0.5V_{DD}}\right)}$$

~~Case~~ solve for two CL'S

$$\textcircled{1} \text{ X is N : } V_{TX} = +V_{TN}$$

$$k_X = +k_N$$

$$\textcircled{2} \text{ X is P : } V_{TX} = -V_{TP}$$

$$k_X = +k_P \quad \#$$

Example 23.9:

propagation delay time of no more 2ns

$$L_X = L_N = L_P = 2\mu\text{m}$$

$$V_{TP} = -1V, \quad V_{TN} = 1V$$

$$k_N = k_P = 80\mu\text{A}$$

$$C_{LN} = 497\text{fF} \approx 0.5\text{pF} = C_{LP}$$

It determines the maximum size of the load inverter.

$$C_L = (W'_N L'_N + W'_P L'_P) C_{ex}$$