


# Digital Electronics




Fall017



Dr. Hani Jamleh



By: Mhmd Abuhashya



Powerunit-ju.com

# Digital Electronics

Dr. Hani Jamleh

h.jamleh@ju.edu.jo

Fall 2017-2018


Notebook.

By. Mohammad  
Abu Hashya.




\*\*

1



(Not enough, this is)  
called Fan out

solved by using  
a circuit to do a boost  
for the current.



$$\Rightarrow V_o = 5 - \frac{10k}{20k} = 2.5 \text{ volt.}$$

Gate made from MOS.

74XX00  
LS schottky  
Gate made from TTL  
low power

CD4000

\* Main gate is: NOT.

Do multiple operations; output depends on the input value.

\* Two types: Sequential logic: e.g flip-flop.

Combination Logics: e.g adder, subtracter.

Do one operation or more of the basic operations.


\* Digital Protocols:

- USART:



RS 232 (standard)


contains 9 pins.



- I2C:


inter integrated circuit.

\* For Active circuit:




2

\*  $VTC \rightarrow$  Voltage-Transfer-Characteristic. for TTL.




$\Rightarrow$  This called: Rail-to-Rail.



\* To work as buffer:

$\Rightarrow$  must be as CC (common collector)  
gain  $\approx 1$

\* General Form of the gate:




problem: that the  $\underline{z}$ -resistances are in parallel which decrease  $R_{eq}$  which increase the drawn current which lead to increase the voltage drop on  $R_o$  if  $V_o = 5V$ ,  $V_{R_o}$  would take  $3V$  which logically will become zero voltage at the output. since we will have  $2V \equiv \text{Logic 0}$ .

\* To make C open cct:

$$\text{need } C=0 \Rightarrow X_C = \frac{1}{j\omega C} = \infty$$

### \* Inverter:



mid point voltage.

@  $V_m$ : we could consider the values before  $V_m$  as  $V_{IL}$  and any value after  $V_m$  as  $V_{IH}$ .

\* The best place for  $V_m$  @ the centre ( $\frac{V_{CC}}{2}$ ).

- Logical (1): at input high.
- Logical (0): at input low.

### \* Logic Swing:

it is the difference between  $V_{OH}$  &  $V_{OL} \Rightarrow (V_{OH} - V_{OL})$ .

- must be as large as it possible.

at this voltage it give max. output voltage. (and any value before it)  
we take it considering the worst case.

we put it on the input axis:  
To assure that it is lower than the next input Low.



$$V_{OL} < V_{IL}$$

$$V_{OH} > V_{IH}$$

### \* Transition Width:

difference between  $V_{IH}$  &  $V_{IL} \Rightarrow (V_{IH} - V_{IL})$

- must be as small as it possible.


### \* The biggest problem for Digital Circuits is: Noise.

$$V_{NMLH} = V_{OH} - V_{IH} \rightarrow \text{Noise Margin High.}$$

$$V_{NMLL} = V_{IL} - V_{OL} \rightarrow \text{Noise Margin Low.}$$

\* If  $V_{OL}$  was too close to  $V_{IL}$  in the design:


Then with Noise, this lead to an error.



### \* Noise Immunities:

Note that the summation for  $N_{IH} \& N_{IL}$  is 100%.

### \* Fan in - Fan out:




if we used NOT  
all gates must  
be NOT.

\* we will focus on  
Fan out.

$N_{OH} > N_{OL}$

we care for the  
lower one.

$$\max = \min(N_{OH}, N_{OL})$$



BJT, MOSFET


Bipolar.

uni-Bipolar


(uni-Bipolar faster than Bipolar).

(N-type BJT faster than P-type)

due to Mobility  $\mu_n = 1480$   
 $\mu_p = 480$



$$t_{PLH} \neq t_{PHL}$$




complementary  
CMOS


\* We evaluate power dissipated by evaluating the supplied power.

### \* Diodes :

- We will study PN junction & MN schottky.
- Common Gates made from Diodes : AND - OR .



if we input a  $-10\text{V}$  the diode will be reversed-mode & it will output a  $0.7\text{V}$ .



$p^+$ : stands for Highly dopped.

$$f: F_{cmto} = 10^{-15}$$

### \* Temperature Effects on Reverse char. :


→ Advantage: Increase the value of the Breakdown voltage.

→ Disadvantage: Increase the value of the reverse current.

• Why Germanium is impractical in industrial uses?


Because at high Temp. it dissipate very large power.

Dopping  $\uparrow \Rightarrow$  Breakdown voltage  $\downarrow$




- Increasing the voltage applied it will increase the area of the depletion Region, until reach something called "Avalanche" so that we call this Diode: Avalanche Diode.

### \* Switching Transient:



- \* Turn-on Time FASTER than Turn-off Time.  
 $t_{on} < t_{off}$




$V_T$  = Thermal voltage.

$V_0$  = Threshold voltage.

$V_{bi}$  = Built-in Potential.


$$V_{bi} = V_T \ln \left( \frac{N_A \cdot N_D}{n_i^2} \right)$$

$\approx 0.757$



Varicap = Variable (Varactor) Capacitor.



As the voltage applied increased  $\Rightarrow W \uparrow$  so  $C \downarrow$ .



AND-Gate.


$$V_{out} \approx V_{DC} - IR$$

$$= V_{DC} - V_{DC} + V_{in} + V_{D(on)}$$



OR-Gate.

VTC



3.6 The Ebers-Moll BJT Model.  $\Rightarrow$  NOT included.

\* Transistor:

\* we will do the analysis for the BJT ccts with Known states (Know the mode of operation).


\* Which is faster, off time or ON time?


ON-Time.

\* Note: Beta for Forward is larger than Beta for Reverse.

\* slide (8): Memorize the circuits.

\* for slide (19): if  $i_c = 0$ , then  $V_{out} = V_{CC}$  since  $V_o = V_{CC} - I_c R_C$ .






# Digital Electronics




Fall017



Dr. Hani Jamleh

By: Mhmd Abuhashya



Powerunit-ju.com

\*Note:  $I_c = \beta_F I_B \Rightarrow$  This is valid just for forward Active, Not for saturation, BUT could be valid for saturation @ (eoc) when  $\alpha = 1$ .

[8]

\*Drive splitter: pull-up driver  $\rightarrow$  for charge.  
pull-down driver  $\rightarrow$  for discharge.

\*Note: if one cct is TTL, then all of the others will be also TTL. (connected together).

\*The advantage of the emitter follower that it has a very High gain current.

\*Power dissipation found from 2-states of the current  $I_{cc}$ :


$I_{cc(OH)} \& I_{cc(OL)}$  then take the average.

$$P_{av} = \frac{I_{cc(OH)} + I_{cc(OL)}}{2} V_{cc}$$


$\Rightarrow$  if there is  $V_{EE}$  you have to add it up to your calculations.

### \*CHAPTER(5):

Review:




$\Rightarrow$  VTC



$$\begin{aligned} V_{oH} &= V_{cc} \\ V_{oL} &= V_{CE(sat)} \\ V_{IL} &= V_{BE(on)} \end{aligned}$$

$$\hookrightarrow V_{IH} = V_{BE(sat)} + R_B \frac{V_{cc} - V_{CE(sat)}}{\beta R_C}$$

\*NOR:




$\Rightarrow$  Truth Table:

$V_{in1}$	$V_{in2}$	NOR( $V_o$ )
0	0	1
0	1	0
1	0	0
1	1	0

0 means cutoff  
& 1 means sat.

\*NAND:



⇒ Truth Table:


Vin1	Vin2	NAND (V <sub>o</sub> )
0	0	1
0	1	1
1	0	1
1	1	0

Q9


\*Multi-input RTL NAND Gate:

→ we choose it since it represent  $V_{IL}$ .


Driver  
RTL  $V_{o \cdot L} \rightarrow V_{IL}$  Load.  
Gate



\*Fan-out:



increasing #of gates will increase  $I_C$   
⇒  $VD \uparrow$ . (voltage drop).



By KVL:  $\frac{V_{cc} - V_{out}}{R_c} = I_C$ ,  $I_B' = \frac{V_{cc} - V_{BE(sat)}}{R'_B \cdot \beta}$ ,  $I_C = N I_B'$



⇒  $\frac{V_{cc} - V_{out}}{R_c} = N \frac{V_{out} - V_{BE(sat)}}{R'_B}$  usually  $R_c = R'_c$

$N = \frac{V_{cc} - V_{out}}{V_{out} - V_{BE(sat)}} \cdot \frac{R'_B}{R_c}$

\* This RTL is an inverter.


\*Fan-out of 1: means that you have one load gate.

\*Note: Power dissipation when the transistor is off  $\Rightarrow$  Lowest.



$N$  is max when  $V_{out} = V_{IH}$



$$N = \frac{V_{CC} - V_{out}}{V_{out} - V_{BE(SAT)}} \cdot \frac{R_B}{R_C}$$



### \* Active Pull-up:


$Q_S$  → splitter.  
 $Q_{P}$  → pull-up.  
 $Q_o$  → output.

### \* Fan-out:




This will take all the current so the second one will be off.

### \* CHAPTER(6): DTL




$\Rightarrow$  VTC



\* We solve the problem: by using an additional diode for the load.

\* a problem due to Not have a discharge path.

\* VTC for Example 6.1 in slides:




$$V_{IL} = V_{BE(on)} + V_{D(on)} = 0.7 + 0.7 = 1.4 \text{ volt.}$$

$$V_{IH} = V_{BE(sat)} + V_{D(on)} = 0.8 + 0.7 = 1.5 \text{ volt.}$$

$$V_{OL} = 0.2 \text{ volt.}$$

$$V_{OH} = V_{CC} = 5 \text{ volt.}$$

for  $D_L$ .



if another Diode added in series with  $D_L$ :

[12]

$$V_{in} = 1.4 \text{ volt.}$$

$$V_x = 2.1 \text{ volt.}$$

Before add it:  $V_{in} = 0.7 \text{ volt.}$

$$V_x = 1.4 \text{ volt.}$$

\*


\*

\*

end of first material.

### \* CHAPTER (7):

FPGA → Array.  
Field. programmable.  
Gate.



\* If  $Q_I$  sat. ( $V_{CEsat} = 0.2$ )


$Q_I$ : will work as

This - called : Back-to-Back Diode.

$Q_I$  just will has two states:

- Saturation (when input low).
- Reverse (when input high).

Totem Pole: (No load Case)



$$R_{cp} \ll R_C$$

@  $V_A = 0 \Rightarrow I_B = \frac{V_{cc} - V_{BE}}{R_B}$ ,  $I_B$  is very large.

so  $Q_I$  is SAT.

@  $V_A$  low  $\Rightarrow Q_I$  is off then  $Q_o$  is off.

$$V_o = V_{cc} - I_{B,P} * R_C - V_{BE(on)} - V_D(on)$$

EOC.

$$= 5 - 0.7 - 0.7$$


$$= 3.6 \text{ volt. (output High)}$$

$$V_A \text{ low} < 0.5 \text{ volt.}$$


13

- $\text{@ } V_A = 0.2 \Rightarrow Q_s \text{ is } \underline{\text{OFF}}.$
  - $\text{@ } V_A = 0.5 \Rightarrow Q_s \text{ is } \underline{\text{FA}}.$
  - $\text{@ } V_A = 0.6 \Rightarrow Q_s \text{ is } \underline{\text{FA}} \text{ & } Q_o \text{ is } \underline{\text{OFF}}.$
  - $\text{@ } V_A = 1.2 \Rightarrow Q_s \text{ is } \underline{\text{FA}} \text{ & } Q_o \text{ is } \underline{\text{FA}}.$
  - $\text{@ } V_A = 1.3 \Rightarrow Q_s \text{ is } \underline{\text{SAT}} \text{ & } Q_o \text{ is } \underline{\text{FA}}.$
  - $\text{@ } V_A = 1.4 \Rightarrow Q_s \text{ is } \underline{\text{SAT}} \text{ & } Q_o \text{ is } \underline{\text{SAT}}.$

## VTC :



## \* Fan-Out:



$$I_{D'} = (I_B + I_C) = I_B \cdot \frac{V_{CC} - V_{BE(sat)} - V_{CE}}{R_B}$$

$$N = \frac{I_{oL}}{I'_{IL}}$$

$$I_{OL} = I_{CB,0} = \beta_F \cdot \sigma \cdot I_{B,0}$$

$$I_{B,0} = I_{E,S} - I_{RD} \dots \textcircled{3}$$

$$I_{RD} = \frac{V_{BE(sat)}}{R_D} \dots (4)$$


$$I_{E,S} = I_{B,S} + I_{C,S} \quad \text{⑥} \Rightarrow I_{C,S} = I_{R_C} = \frac{V_{CC} - V_{CE(\text{sat})} - V_{BE(\text{sat})}}{R_C}$$

$$\Rightarrow I_{B,I} = -I_{C,I} = -(1+\beta_R) I_{B,I} \dots \textcircled{7} \quad \textcircled{6}$$


$$I_{DSS}, I = V_{CC} - V_{BE}(RA) - V_{BE}(\text{sat}) - V_{BE}(\text{sat}) \quad (8)$$

$$I_B, I = \frac{V_{CC} - V_{BC}(RA) - V_{BE}(\text{sat}) - V_{BE}(\text{sat})}{R_B} \dots \textcircled{8}$$

Use (8) to (1) to find farout  $N$ .




when  $G_2$  send information,  $G_1$  must be o/c.  
\* o/c is represented by  $Z$ .




This is called  
Open Collector.

### \*CHAPTER (8):

#### Review:





(unstable).




$$I_C = \beta \frac{V_{BB} - V_{BE}}{R_B} \quad \text{and} \quad I_C = \beta \frac{V_{BB} - V_{BE}}{R_C + (1+\beta)R_E} \approx \frac{V_{BB} - V_{BE}}{R_E} \quad (\text{stable}).$$

shottky diode:




$$I_C = I_B' + I_{SBD} = \beta I_B \\ = \beta (I_B' - I_{SBD})$$

SBD: used to avoid entering SAT. region.




$\Rightarrow$  Called: schottky Clamped BJT.

## \* STTL ( $\sqrt{TC}$ ):




## \* CHAPTER (II):





\* input stage which determine non-inv. & inv. where to be chosen.

- if we choose  $V_{O2}$ : its side will be inv. input, & the other side Non-inv.
- if we choose  $V_{O1}$ : its side will be inv. input, & the other side Non-inv.

\* if we choose  $V_{O2}$  then:




## \* Sketch $\sqrt{TC}$ :



$Q_I$   $\rightarrow$  input.

$Q_R$   $\rightarrow$  Reference.



if  $V_I < V_{BB}$   
 $\Rightarrow V_I - V_{BB} < 0 \Rightarrow V_{BB} = 2\text{ volt}$ .  
Case (I):  
if  $V_I = V_{BB} \Rightarrow Q_I \& Q_R \text{ F.A.}$

$$V_E = V_{BB} - V_{BE}(\text{F.A.})$$

$$I_E = \frac{V_E + V_{EE}}{R_E}$$

$V_{BE}$  (F.A) for ECL  
= 0.75 volt.  
most of the time.

$$V_O = V_{CC} - I_E R_C = V_{CC} - \frac{R_C}{2R_E} (V_{BB} V_{BE} + V_{EE})$$

\* In Case  $Q_I \& Q_R$  (Identical):  $I_{E_1} = I_{E_2} = 0.5 I_E$ .

### • Case (II):

if  $V_I < V_{BB} \rightarrow$  ① ...  $V_E = V_{BB} - V_{BE,I} R (\text{ECL})$   
② ...  $V_E = V_{IN} - V_{BE,I}$


$$\Rightarrow \text{putting } ① = ②: V_{BE,I} = V_{IN} - V_{BB} + V_{BE,I} R (\text{ECL})$$

\* To prove that  $Q_I$  is off in this Case:

$$V_{BE,I} = 1.8 - 2 + 0.75 = 0.55 < V_{BE} (\text{ECL}) ; \text{ so } Q_I \text{ is off.}$$

$$V_{NINV} = V_{CC} - I_C R_C , I_{C,R} \approx I_{E,R}$$

### • VTC for Inverting:



$$V_{OH} = V_{CC} - I_{C,I} R_{C,I} \Rightarrow V_{OH} = V_{CC}$$

$$V_{OL} = V_{CC} - I_{C,I} R_{C,I}$$

$$I_{C,I} \approx I_{E,I} = \frac{V_E + V_{EE}}{R_E} = \frac{V_I - V_{BE,I}(\text{ECL}) + V_{EE}}{R_E}$$

$$V_{IL} = V_{BB} - 0.05$$

$$V_{IH} = V_{BB} + 0.05$$


### • Case (IV): "Q\_I SAT"

$$V_{INV} = V_{CE}(\text{sat}) + I_E(\text{sat}) R_E + V_{EE}$$

$$I_E(\text{sat}) = \frac{V_I - V_{BE}(\text{sat}) + V_{EE}}{R_E}$$

Then find  $V_S$ .


\* end of second Material. \*



# Digital Electronics




Fall017



Dr. Hani Jamleh


By: Mhmd Abuhashya




Powerunit-ju.com

## \* MOSFET:

BJT:



Called Bipolar since it depends on both of holes & electrons.




## MOSFET:




stands for:  
SUBstrate  
OR Bulk.

N-type.



## \* Flowchart for MOSFET:



Linear-amplifier.

$$\text{To increase } K_n: \uparrow K_n = \frac{\uparrow K'}{2} \frac{W}{L} \Rightarrow \uparrow K' = \mu \uparrow C_{ox} \Rightarrow \uparrow C_{ox} = \frac{C_{ox}}{1/t_{ox}} \uparrow$$

High  $K$ -Material


$$\Rightarrow \text{increasing } K_n \text{ will increase } I_D [I_D = K_n (V_{GS} - V_{TN})^2]$$

& will increase the FAN-OUT.

## \*CHAPTER (16):

• MOO: Mode of Operation.

for MOSFET:



\*Mode of operation:

### NMOS

$$V_{TN} > 0 \quad (+ve)$$

① check:  $V_{GS} > V_{TN}$

if No: NMOS is OFF. ( $I_D = 0$ )

if Yes: NMOS is ON.

② check:  $V_{DS} \leq V_{GS} - V_{TN}$

if Yes: Linear Mode.

$$I_D(\text{lin}) = K_n \left[ (V_{GS} - V_{TN}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

if No: SAT Mode.

$$I_D(\text{sat}) = \frac{K_n}{2} (V_{GS} - V_{TN})^2 (1 + \lambda V_{SD})$$

### PMOS

$$V_{TP} < 0 \quad (-ve)$$

① check:  $V_{GS} < -V_{TP}$

if Yes: PMOS is OFF. ( $I_D = 0$ )

if No: PMOS is ON.

② check  $V_{DS} \leq V_{GS} + V_{TP}$

if Yes: Linear Mode.


$$I_D(\text{lin}) = K_p \left[ (V_{GS} + V_{TP}) V_{SD} + \frac{V_{SD}^2}{2} \right]$$

if No: SAT Mode.

$$I_D(\text{sat}) = \frac{K_p}{2} [K_n + V_{TP}]^2$$

\*Capacitances in MOSFET:

① Gate Oxide Capacitances.



$$\Rightarrow C_G = C_{GD} + C_{GS} + C_{GB}$$

"parallel"

$$C_{GB} = W L C'_\text{ox}$$

$$C'_\text{ox} = \frac{\epsilon_\text{ox}}{t_\text{ox}}$$


## 2) Junction Capacitances.

$$C_{BS} (V_{BS}) = \frac{C_{BS0}}{\left[1 - \frac{V_{BS}}{V_{BS0}}\right]^{MB}}$$

$V_{BS} \in [0.9-1]$  volt.

$MB \equiv$  Grading Factor [ $\frac{1}{2}$  or  $\frac{1}{3}$ ]


\* we will assume that:  $G_G \gg G_J$




## \*CHAPTER (17):

HomeWork: solve P 17.7, 17.20, 18.3, 18.10

VTC for the shown circuit in Fig. 1:



• the value of  $V_{TN}$  is:  $V_{TN} = 0.2 * V_{DD}$  → use it when  $V_{TN}$  NOT given.



\*Power Dissipation:

$$P_T = P_{\text{static}} + P_{\text{dynamic}}$$

$$P_{\text{static}} = V_{DD} \frac{I_{OH} + I_{OL}}{2}$$

$$P_{\text{dyn.}} = C_L V_{DD}^2$$

depend on freq.

⇒ States:

• state (I):

$$V_{IN} = 0$$

$$\Rightarrow V_{GS} < V_{TN}$$

$$I_D = 0 \quad \therefore \text{OFF.}$$

$$V_O = V_{DD}$$

• state (II):

$$V_{IN} \uparrow > V_{TN} \text{ slightly}$$

$$\Rightarrow V_{GS} > V_{TN}$$

$$\Rightarrow V_{DS} > (V_{DD} - V_{TN})$$

∴ SAT.


$$\Rightarrow I_{R_L} = \frac{V_{DD} - V_{out}}{R_L}$$

$$I_D = \frac{V_n}{2} (V_{GS} - V_{TN})^2$$

(1)

(2)

continue.



- for the circuit shown in Fig. 1 you can note that ① = ②

$$\Rightarrow \frac{K_n}{2} (V_{GS} - V_{TN})^2 = \frac{V_{DD} - V_o}{R_L} ; V_o = V_{DS} \\ V_{IN} = V_{GS}$$

$$\Rightarrow I_D(V_{GS}) = I_R(V_{DS})$$

\*Derive Both sides w.r.t (t) :

$$2 \cdot \frac{K_n}{2} (V_{GS} - V_{TN}) \frac{dV_{IN}}{dt} = -\frac{1}{R_L} \cdot \frac{dV_o}{dt} \Rightarrow K_n (V_{GS} - V_{TN}) = -\frac{1}{R_L} \left( \frac{dV_o}{dV_{IN}} \right) = \frac{1}{R_L}$$

$$\Rightarrow V_{GS} = \frac{1}{R_L K_n} + V_{TN}$$

- State (III) :  $V_{IN} \uparrow \Rightarrow V_o \downarrow \Rightarrow V_o = V_I = V_m$

$$V_{DS} ? \quad V_{GS} - V_{TN}$$

$$\Rightarrow I_D = \frac{K_n}{2} (V_{GS} - V_{TN})^2 = \frac{V_{DD} - V_{DS}}{R_L}$$

$$\Rightarrow V_m ? \quad V_m - V_{TN}$$

$$\Rightarrow 0 > -V_{TN} \text{ (yes)} \therefore SAT.$$

$$V_m = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

- State (IV) :

$V_{DS} < (V_{GS} - V_{TN}) \Rightarrow$  Linear.

$$I_D (\text{lin}) = K \left[ (V_{IN} - V_{TN}) V_{DS} - \frac{1}{2} V_o^2 \right]$$

$$K \left[ (V_{IH} - V_{TN}) V_{oL} - \frac{1}{2} V_{oL}^2 \right] = \frac{V_{DD} - V_{oL}}{R_L}$$

$$\Rightarrow K V_{oL} dV_{IH} + K (V_{IH} - V_{TN} - V_{oL}) dV_{oL} = -\frac{1}{R_L} dV_{oL}$$

$$\Rightarrow \frac{dV_{oL}}{dV_{IH}} = \frac{KV_{oL}}{KV_{oL} + KV_{IH} + KV_{TN} - \frac{1}{R_L}} = -1 \Rightarrow V_{oL} = -V_{oL} + V_{IH} = V_{TN}$$

almost zero.

$$\Rightarrow 2V_{oL} = V_{IH} - V_{TN}$$

$$\Rightarrow V_{oL} = \frac{V_{IH} - V_{TN}}{2}$$

$$\Rightarrow I_D = K \left[ (V_{IH} - V_{TN}) \frac{V_{IH} + V_{TN}}{2} - \frac{1}{2} \left( \frac{V_{IH} + V_{TN}}{2} \right)^2 \right] = \frac{V_{DD} - \left( \frac{V_{IH} + V_{TN}}{2} \right)}{R_L}$$

- State (V) :

$$V_{out} < V_{IN} - V_{TN}$$

$\Rightarrow V_{DS} < V_{GS} - V_{TN}$  "will stay linear".

## \*CHAPTER (18):

21

Example 18.1 in the BOOK:

$$V_{DD} = 5 \text{ volt.}$$

$$V_T = 0.2 * 5 = 1 \text{ volt.}$$

$$R_L = 50 \text{ k}\Omega.$$


$$\Rightarrow V_{OH} = V_{DD} = 5 \text{ volt.}$$

$$V_{IL} = 1.5 \text{ volt.}$$

$$V_m = 2.56 \text{ or } -1.56$$

$$V_{IH} = 3.27 \text{ or } -1.94$$

$$V_{OL} = 0.56 \text{ volt.}$$



• Power Dissipation for this circuit:

$$P_{DD}(\text{avg}) = \frac{I_D(0H) + I_D(0L)}{2} \cdot V_{DD} \dots ①$$

$$P_{DD}(\text{Dynamic}) = C_L \cdot V_{DD}^2 \dots ②$$

• Note: more  $C_L$  & more freq.  $\Rightarrow$  more  $P_{DD}(\text{Dynamic})$ .

$$I_D(0H) = \text{Zero} \dots ③$$

$$I_D(0L) = I_D(\text{Lin}) = K \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right] \dots ④$$


$\Rightarrow$  Substitute ③ & ④ into ① To find the static Power:

$$P_{DD}(\text{avg}) = \frac{1}{2} I_D(\text{Lin}) V_{DD}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

• we want always to decrease  $t_{ox}$ :

since we need  $K$  High, and  
 $K \propto C_{ox} \Rightarrow K \uparrow \rightarrow C_{ox} \uparrow \rightarrow t_{ox} \downarrow$



\*VTC equations:

$$V_{OH} = V_{DD}$$

$$V_{OL} = \frac{V_{DD}}{K R_L (V_{DD} - V_T) + 1}$$


$$V_{IL} = V_T + \frac{1}{R_L K}$$

• for  $V_m$ :



$$\frac{K}{2} V_m^2 + \left[ \frac{1}{R_L} - KV_T \right] V_m + \left[ \frac{K}{2} V_T^2 - \frac{V_{DD}}{R_L} \right] = 0$$

$$\cdot \text{ for } V_{IH}: \quad \frac{3}{8} K (V_{IH} - V_T)^2 + \frac{1}{2R_L} (V_{IH} - V_T) - \frac{V_{DD}}{R_L} = 0$$

\* Rise Time:



$$I_{R_L} = I_D + I_{C_L}$$



• Case I:  $I_{R_L} = I_{C_L}$        $\frac{V_{DD} - V_o}{R_L} = C_L \frac{dV_o}{dt}$

$$\Rightarrow \int_{t_1}^{t_2} dt = \int_{V_1}^{V_2} \frac{C_L R_L}{V_{DD} - V_o} dV_o = -C_L R_L \ln \left[ \frac{V_{DD} - V_2}{V_{DD} - V_1} \right]$$

$$\therefore \Delta t = C_L R_L \ln \left( \frac{V_{DD} - V_1}{V_{DD} - V_2} \right) \quad \textcircled{1}$$

① tr:  $V_1: 10\%$   
            $V_2: 90\%$   
       ②  $t_{PLH}: V_1: 10\%$   
            $V_2: 50\%$

① tr:

$$V_1 = V_{OL} + 0.1(V_{OH} - V_{OL})$$

$$\Rightarrow V_1 = 0.1V_{DD} + 0.9V_{OL} \quad \textcircled{2}$$

$$V_2 = V_{OL} + 0.9(V_{OH} - V_{OL})$$

$$\Rightarrow V_2 = 0.9V_{DD} + 0.1V_{OL} \quad \textcircled{3}$$

substitute ② & ③ into ①:

$$t_r = C_L R_L \ln \left[ \frac{V_{DD} - 0.1V_{DD} - 0.9V_{OL}}{V_{DD} - 0.9V_{DD} - 0.1V_{OL}} \right] = C_L R_L \ln \left[ \frac{0.9V_{DD} - 0.9V_{OL}}{0.1V_{DD} - 0.1V_{OL}} \right] = C_L R_L \ln 9$$

$$\Rightarrow t_r = 2.12 C_L R_L \quad \#$$


②  $t_{PLH}$ :  $V_2 = V_{OL} + 0.5(V_{OH} - V_{OL}) \Rightarrow V_2 = 0.5V_{OH} + 0.5V_{OL} \quad \textcircled{4}$

$$V_1 = V_{OL} + 0.1(V_{OH} - V_{OL}) \Rightarrow V_1 = 0.1V_{DD} + 0.9V_{OL} \quad \textcircled{5}$$

substitute ④ & ⑤ into ①:

$$t_{PLH} = C_L R_L \ln \left( \frac{9}{5} \right) \approx C_L R_L \ln(2) \quad \#$$

# \* Fall Time:



$$I_{R_L} = I_D + I_{C_L}$$

$$I_D = I_{R_L} - I_{C_L}$$

neglected.

$$I_D = -I_{C_L} = -C_L \frac{dV_o}{dt}$$

if  $V_{DS} > V_{GS} - V_T$  "SAT"

start  $V_{IN} = V_{DD} = V_{GS}$

as long as  $V_{DS} > V_{DD} - V_T \Rightarrow$  "SAT"

$V_{DS} < V_{DD} - V_T \Rightarrow$  "LIN"


$$\begin{aligned} t_f &= \int_{V_3}^{V_U} dt = \int_{V_{DD}-V_T}^{V_U} -C_L \frac{dV_o}{dt} dt \\ &= \int_{V_3}^{V_{DD}-V_T} \sim + \int_{V_{DD}-V_T}^{V_U} \sim = \Delta t(\text{SAT}) + \Delta t(\text{LIN}) \end{aligned}$$

- The following could be observed:

$$t_f = \frac{C_L}{K} \left[ \frac{2(V_T + 0.1V_{OL} - 0.1V_{DD})}{(V_{DD} - V_T)^2} \right] + \frac{1}{V_{DD} + V_T} \ln \left[ \frac{1.9V_{DD} - 2V_T - 0.9V_{OL}}{0.1V_{DD} + 0.9V_{OL}} \right]$$


$$t_{PHL} = \frac{2C_L V_T}{K(V_{DD} - V_T)^2} + \frac{C_L}{K(V_{DD} - V_T)} \ln \left[ \frac{1.5V_{DD} - 2V_T - 0.5V_{OL}}{0.5V_{DD} - 0.5V_{OL}} \right]$$

## \* CHAPTER (19):



"always in Saturation mode."

## \* CHAPTER (20):



"always in Linear mode."


These two chapters Not included in the exam.

## \*CHAPTER (23): "CMOS"

24

### • Review:

<u>NMOS</u>	<u>PMOS</u>
$V_{GS} < V_{TN}$ (off)	$V_{SG} < -V_{TP}$ (off)
$V_{GS} > V_{TN}$ (ON)	$V_{SG} > -V_{TP}$ (ON)
$V_{DS} \geq V_{GS} - V_{TN}$ (SAT)	$V_{SD} \geq V_{SG} - (-V_{TP})$ (SAT)
$I_D(\text{SAT}) = \frac{1}{2} K_n (V_{GS} - V_{TN})^2$	$I_D = \frac{1}{2} K_p (V_{SG} + V_{TP})^2$
else: (Lin)	else: (Lin)
$I_D(\text{lin}) = K_n [V_{GS} - V_T] V_{DS} - \frac{V_{DS}^2}{2}$	$I_D(\text{lin}) = K_p [V_{SG} - V_T] V_{SD} - \frac{V_{SD}^2}{2}$



• VTC for this cct:

\* Output high voltage:  $V_{GSN} < V_{TN}$

$$V_{OH} \text{ when } V_{IN} = 0 \quad \therefore V_{GSN} = 0 \quad \therefore I_{DN} = 0$$

$$\text{for } I_{PP}: V_{SGP} = V_{DD} - V_{IN} = V_{DD} \Rightarrow V_{SGP} > -V_{TP} \quad "CN"$$

Assume  $P_0$  is SAT:  $I_{DD}(\text{sat}) = \frac{1}{2} K_p (V_{SGP} + V_{TP})^2 = 0$ ;  $K_p$  always constant  $> 0$  since  $w$


**AT:**  $I_{DP}(\text{sat}) = \frac{1}{2} K_p (V_{SGP} + V_{TP})^2 = 0$  ;  $K_p$  always constant  $> 0$   
 $\therefore V_{SGP} + V_{TP} = 0 \Rightarrow V_{SGP} = -V_{TP}$  not SAT. since we assume  $V_{SGP} > -V_{TP}$

$$\therefore \text{LINEAR.} \Rightarrow I_{DP}(\text{lin}) = K \left[ (V_{SG} + V_{TP}) V_{SD} - \frac{V_{SD}^2}{2} \right] = 0$$

$$\text{so } V_{SD} \left[ (V_{SGP} + V_{TP}) - \frac{V_{SD}}{2} \right] = 0 \rightarrow (V_{SGP} + V_{TP}) * 2 = V_{SDP} \text{ "Noway"}$$

$$S_0 \quad \underline{V_{SDP} = 0}$$

$$V_{SDP} = V_{DD} - V_{OH} \Rightarrow \text{which means! } (V_{OH} = V_{DD})$$



\* Output Low Voltage:

$$V_{IN} = V_{DD}$$

assume No ON:  $V_{SGP} = V_{DD} - V_{IN} = V_{DD} - V_{DD} = \text{Zero}$

$$\Rightarrow V_{SGP} = 0 < -V_{TP} \text{ so "OFF"}$$

No must be biased in LIN.

$$I_D(\text{lin}) = K_n \left[ (V_{GSN} - V_{TN}) V_{DSN} - \frac{1}{2} V_{DS}^2 \right] = 0 \Rightarrow V_{DSN} = 0 = V_{OL}$$

\* Input Low Voltage:

at point (a)  $\Rightarrow$  No. will enter SAT mode.

$$I_{DN}(\text{SAT}) = \frac{k_n}{2} [V_{GSN} - V_{TN}]^2 \quad ; \quad V_{GSN} = V_{IL}$$

$$I_{DP}(LIN) = K_p \left[ (V_{SGP} + V_{TP}) V_{SDP} - \frac{V_{SDP}^2}{2} \right] \quad \text{ذ ١}$$

• Do the following:  $I_{DN}(\text{SAT}) = I_{DP}(\text{LIN}) \Rightarrow \frac{\partial}{\partial t} I_D(\text{SAT}) = \frac{\partial}{\partial t} I_{DP}(\text{LIN})$

$$\text{let } \frac{\partial V_{\text{out}}}{\partial V_{\text{in}}} = -1$$

Fig:  The graph shows a linear relationship between  $V_o$  and  $I_{IN}$ . The y-axis is labeled  $V_o$  and the x-axis is labeled  $I_{IN}$ . A straight line is drawn through the origin, representing the equation  $V_o = -R_o I_{IN}$ .

25

- The following Equations would be observed:

$$V_{IL} = \frac{2V_{out} - V_{DD} + V_{TPt} + \frac{K_N}{K_P} V_{TN}}{1 + \frac{K_N}{K_P}} \dots (1)$$

$$\frac{K_n}{2} (V_{IL} - V_{TN})^2 = K_P \left( [V_{DD} - V_{IL} + V_{TP}] [V_{DD} - V_{out}] - \frac{[V_{DD} - V_{out}]}{2} \right) \quad \dots (2)$$

\* Mid Point Voltage:

$$V_m = V_{DD} + V_{TP} + \sqrt{\frac{K_n}{K_p}} V_{TN}$$

when  $V_m = 0.5V_{DD}$ : "Best value"

$$1) V_{TN} = |V_{TP}|$$

$$2) K_n = K_P$$

$$\left. \begin{array}{l} K = K' \cdot \frac{W}{L} \\ K' = C_{ox} \mu_{\text{channel}} \end{array} \right\}$$

$$M_n(Si) = 580 \frac{Cm}{Vs}$$

$$M_p(Si) = 230 \frac{Cm}{Vs}$$

• we choose  $V_m = 0.5 V_{DD}$ :

For the Transistor to be less susceptible to Noise.


in this case CMOS called:  
"Symmetric CMOS Inverter".

\* Input High Voltage:

you can get the following:

$$V_{IH} = \frac{V_{DD} + V_{TP} + \frac{K_N}{K_P} (V_{TN} + 2V_{out})}{1 + \frac{K_N}{K_P}} \quad \dots(1)$$

$$K_R \left[ (V_{IH} - V_{TP}) V_{out} - \frac{V_{out}}{2} \right] = \frac{\kappa_P}{2} (V_{DD} - V_{IH} + V_{TP})^2$$



*in case  
of symmetric:*

$$V_{IH} = (0.5V_{DD} - V_{T_2}) + 0.5V_{DD}$$

12

$$C_{LX} = \frac{tp(\max)}{\frac{2V_{TX}}{K_x(V_{DD}-V_{TX})^2} + \frac{1}{K_x(V_{DD}-V_{TX})} \ln \left[ \frac{1.5V_{DD}-2V_{TX}}{0.5V_{DD}} \right]}$$

$tp(\max) \equiv$  Maximum Propagation Delay.

if  $x$  is  $N$ :  $V_{TX} = +V_{TN} \Rightarrow C_{LN}$ .

$$K_x = +K_N$$

Solve problems chapter 23:

problem 23.2  $\Rightarrow$  Non symmetric.

problem 23.3  $\Rightarrow$  Symmetric.

problem 23.14/25/32/35.

\* For Fig.1 in previous page:

it is important to know each states of  $P_0$  &  $N_0$  in each region.

\* Subjects in the Final Exam: TTL/STTL/MECL/NMOS+R / CMOS

\* \* \*  
End of Material.

\* \* \*


Best of Luck

## CMOS:

HW. 3, 14, 25, 32, 35

$$\begin{aligned} \text{Note } V_{IN} &= V_{GSN} \\ V_{out} &= V_{DSN} \\ V_{IN} &= V_{DD} - V_{SGP} \\ V_{out} &= V_{DD} - V_{SDP} \end{aligned}$$

$$\begin{aligned} \therefore V_{GSN} &= V_{IN} \\ V_{DSN} &= V_{out} \\ V_{SGP} &= V_{DD} - V_{IN} \\ V_{SDP} &= V_{DD} - V_{out} \end{aligned}$$



## Voltage Transfer Characteristic (VTC)

$$\boxed{1} \text{ } V_{OH}: \quad V_{IN} = \phi \rightarrow P_D \text{ is off} \rightarrow I_{DN} = \phi$$

How about  $I_{DP}$ ?

$$V_{SGP} = V_{DD} - V_{IN} = V_{DD} > -V_{TP} \rightarrow \text{P}_D \text{ is on}$$

By Contradiction, assume  $P_D$  is SAT

$$I_{DP}(\text{SAT}) = \frac{1}{2} k_p (V_{SGP} + V_{TP})^2 = I_{DN} = \phi$$

①  $k_p$  can't be zero

②  $V_{SGP}$  is larger than zero

∴ The  $P_D$  can't be in SAT.

- my assumption is wrong.

-  $P_D$  must be in L<sup>EN</sup>

$$\therefore I_{DP}(\text{LEN}) = k_p [(V_{SGP} + V_{TP})V_{SDP} - \frac{1}{2} V_{SDP}^2] = I_{DN} = \phi$$

$$= k_p V_{SDP} [(V_{SGP} + V_{TP}) - \frac{1}{2} V_{SDP}] = \phi$$

①  $k_p$  can't be zero

$$\textcircled{2} \text{ check: } (V_{SGP} + V_{TP}) - \frac{1}{2} V_{SDP} = \phi$$

$$V_{SDP} = ? (V_{SGP} + V_{TP})$$

If  $V_{SDP} > V_{SGP} + V_{TP}$  ... then  $P_D$  is SAT (wrong)

③ ∴ we get  $V_{SDP} = \phi$

$$V_{out} = V_{DD} - V_{SDP} = V_{DD} - \phi = V_{DD} \#$$

[2] VOL:

$$V_{IN} = V_{DD} > V_{TN} \rightarrow N_o \text{ is ON} \rightsquigarrow$$

$$\begin{aligned} V_{SGP} &= V_{DD} - V_{IN} = V_{DD} - V_{DD} = 0 \rightarrow V_{SGP} < -V_{TP} \\ \rightarrow P_o &\text{ is OFF} \rightsquigarrow I_{DP} = 0 \end{aligned}$$

If we do as we've done for  $V_{OH}$ , we'll find  $N_o$  is in LIN

$$\therefore I_{DN(LIN)} = k_N [(V_{GSN} - V_{TN})V_{DSN} - \frac{1}{2} V_{DSN}^2] = I_{DP} = 0$$

$$= k_N \cdot V_{DSN} [(V_{GSN} - V_{TN}) - \frac{1}{2} V_{DSN}] = 0$$

①  $k_N$  can't be zero

$$\textcircled{2} \text{ check } (V_{GSN} - V_{TN}) - \frac{1}{2} V_{DSN} = 0$$

$$V_{DSN} = 2(V_{GSN} - V_{TN})$$

If  $V_{DSN} > V_{GSN} - V_{TN}$  ... then  $N_o$  is SAT  
(wrong)

③ ∴ we get  $V_{DSN} = 0$

$$V_{out} = V_{DSN} = 0$$

[3]  $V_{IL}$ :  $V_{IN}$  increases slightly until  $> V_{TN}$

From  $V_{OH}$ , we found  $P_o$  is in LIN

$N_o$  starts to enter SAT

$$\therefore I_{DN(SAT)} = \frac{1}{2} k_N [(V_{GSN} - V_{TN})^2] \equiv I_{DN(V_{IL})}$$

$$I_{DP}(LIN) = k_P [(V_{SGP} + V_{TP})V_{SDP} - \frac{1}{2} V_{SDP}^2]$$

But we replace  $V_{GSN} \equiv V_{IL}$

$$V_{SGP} = V_{DD} - V_{IL}$$

$$V_{SDP} = V_{DD} - V_{out}$$

$$\therefore \text{we get } I_{DN} = \frac{1}{2} k_N [(V_{IL} - V_{TN})^2]$$

$$I_{DP} = k_P [(V_{DD} - V_{IL} + V_{TP})(V_{DD} - V_{out}) - \frac{1}{2} (V_{DD} - V_{out})^2]$$



⇒ we have  $I_{DN}(V_{IL}) = I_{DP}(V_{out}, V_{IL}) \leftarrow \text{one equation}$   
Two unknowns

How to solve?  $\frac{\partial I_{DN}}{\partial t} = \frac{\partial I_{DP}}{\partial t}$  & Let  $\frac{\partial V_{out}}{\partial V_{IL}} = -1$

$$\text{Get: } V_{IL}^{(1)} = \frac{2 \cdot V_{out} - V_{DD} + V_{TP} + \frac{k_N}{k_P} V_{TN}}{1 + \frac{k_N}{k_P}} \text{ and } \frac{k_N}{2} (V_{IL} - V_{TN})^2 = k_P [(V_{DD} - V_{IL} + V_{TP})(V_{DD} - V_{out}) - \frac{(V_{DD} - V_{out})^2}{2}]$$

Solve simultaneously:

[2]



4)  $V_{IH}$ :  
 $P_0 \rightarrow (\text{SAT})$   
 $N_0 \rightarrow (\text{LIN})$

$$\textcircled{1} \quad I_{DP(\text{SAT})} = \frac{1}{2} k_p (V_{SGP} + V_{TP})^2$$

$$\text{But } V_{SGP} = V_{DD} - V_{IH}$$

$$\therefore I_{DP(\text{SAT})} = \frac{1}{2} k_p (V_{DD} - V_{IH} + V_{TP})^2 \approx I_{DP(V_{IH})}$$

$$\textcircled{2} \quad I_{DN(\text{LIN})} = k_N [(V_{GS} - V_{TN})V_{DS} - \frac{1}{2} V_{DS}^2]$$

$$\text{But } V_{GS} = V_{IH} \quad \& \quad V_{DS} = V_{out}$$

$$\therefore I_{DN(\text{LIN})} = k_N [(V_{IH} - V_{TN})V_{out} - \frac{1}{2} V_{out}^2] = I_{DN(V_{IH}, V_{out})}$$

$$\text{Let } I_{DP(\text{SAT})} = I_{DN(\text{LIN})}$$

$$I_{DP(V_{IH})} = I_{DN(V_{IH}, V_{out})}$$

$$\text{Use } \frac{\partial I_{DP}}{\partial t} = \frac{\partial I_{DN}}{\partial t} \quad \& \quad \frac{\partial V_{out}}{\partial V_{IH}} = -1$$

$$\text{Get } \textcircled{1} \quad V_{IH} = \frac{V_{DD} + V_{TP} + \frac{k_N}{k_p} (V_{TN} + 2V_{out})}{1 + \frac{k_N}{k_p}}$$

$$\textcircled{2} \quad k_N [(V_{IH} - V_{TN})V_{out} - \frac{1}{2} V_{out}^2] = \frac{k_p}{2} (V_{DD} - V_{IH} + V_{TP})^2$$

$$[5] V_{IM} = V_M$$

$V_{IN} = V_{OUT} = V_M \Rightarrow$  Both N<sub>o</sub> & P<sub>o</sub> are in (SAT)

$$I_{DN}(\text{SAT}) = I_{DP}(\text{SAT})$$

$$\frac{1}{2} k_N (V_{GSN} - V_{TN})^2 = \frac{1}{2} k_P (V_{SGP} + V_{TP})^2$$

$$\text{But } ① V_{GSN} = V_M$$

$$② V_{SGP} = V_{DD} - V_M$$

$$\therefore k_N (V_M - V_{TN})^2 = k_P (V_{DD} - V_M + V_{TP})^2$$

$$V_M = \frac{V_{DD} + V_{TP} + \sqrt{\frac{k_N}{k_P}} V_{TN}}{1 + \sqrt{\frac{k_N}{k_P}}}$$

Example 23.2.

No	P <sub>o</sub>	Circuit
$k'_N = 40 \mu A/V^2$	$k'_P = 16 \frac{\mu A}{V^2}$	$V_{DD} = 5V$
$\frac{W_N}{L_N} = \frac{4 \mu m}{2 \mu m}$	$\frac{W_P}{L_P} = \frac{16 \mu m}{8 \mu m}$	
$V_{TN} = 1V$	$V_{TP} = -1V$	
$\downarrow$	$\downarrow$	
$k_N = k'_N \frac{W}{L}$ $= 80 \mu \frac{A}{V^2}$	$k_P = k'_P \frac{W}{L}$ $= 64 \mu \frac{A}{V^2}$	$\rightarrow k_N/k_P = 1.25$

$$V_{OL} = \phi V, \quad V_{OH} = V_{DD} = 5V, \quad V_M = 2.42V$$

$$V_{IL} = 2.03V, \quad V_{IH} = 2.76V$$

$$\text{Noise margin: } NMH = V_{OH} - V_{IH} = 5 - 2.76 = 2.24V$$

$$NML = V_{OL} - V_{IL} = 2.03 - \phi = 2.03V$$

### 23.5. The Symmetric CMOS inverter

\* Symmetric Transient response.

\* Desired to have  $V_M = \frac{V_{DD}}{2} = \frac{V_{DD} + V_{TP} + V_{TN}}{1 + \sqrt{k_N/k_P}}$   
happens if  $k_N = k_P \propto V$

$$= \frac{V_{DD} - 1 + 1 * 1}{1 + 1} = \frac{V_{DD}}{2}$$

Why? results in equal noise margins

and the V<sub>OL</sub> and V<sub>OL</sub> levels will have the same susceptibility to noise

How is made?

$$V_{TN} = V_{TP} \text{ (matching)}$$

$$k'_N = \mu_N C_{ox}$$

$$k'_P = \mu_P C_{ox}$$

Typically  $\mu_n(Si) = 580 \text{ cm}^2/\text{V.s}$

$$\text{Let } k_N = k_P$$

$$\mu_P(Si) = 230 \text{ cm}^2/\text{V.s}$$

$$k'_N \frac{W_N}{L_N} = k'_P \frac{W_P}{L_P}$$

$$\mu_N C_{ox} \frac{W_N}{L_N} = \mu_P C_{ox} \frac{W_P}{L_P}$$

$$580 \frac{W_N}{L_N} = 230 \frac{W_P}{L_P} \Rightarrow \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$$

charge carrier mobility ratio.

Example 23.3  $W_N = 4 \mu\text{m}$

$L_N = L_P = 2 \mu\text{m}$  (Technology node)


$W_P = ?$  to get symmetric?

$$W_P = 2.5 \cdot W_N \cdot \frac{k_P}{k_N} = 2.5 \cdot 4 \mu\text{m} = 10 \mu\text{m}$$

$$k_N = k_P = 80 \mu\text{A/V}^2$$

$$V_M = 0.5 V_{DD} = 2.5 \text{ V}$$

$$V_{IL} = 0.125, V_{IH} = 2.875 \text{ V}$$





Symmetric VTC get  
symmetric Dynamic response

### 23.6. The Minimum Size CMOS Inverter.

$$\begin{aligned} W_N = W_P \\ L_N = L_P \end{aligned} \quad \left. \begin{array}{l} \text{non symmetric.} \end{array} \right\}$$

### 23.8. CMOS Inverter Dynamic Response



Symmetry transient response  $\equiv$  Symmetry Dynamic Response !

## 23.9. CMOS Fan-out

The fan-out limitation of a CMOS Gate is:

A question of how much load capacitance can be driven and still have acceptable propagation delays.

$$C_{LX} = \frac{t_p(\text{MAX})}{\frac{2V_{TX}}{k_x(V_{DD}-V_{TX})^2} + \frac{1}{k_x(V_{DD}-V_{TX})} \ln \left( \frac{1.5V_{DD}-2V_{TX}}{0.5V_{DD}} \right)}$$

Choose solve for two CL's

$$\textcircled{1} \quad X \text{ is N} : V_{TX} = +V_{TN}$$

$$k_x = +k_N$$

$$\textcircled{2} \quad X \text{ is P} : V_{TX} = -V_{TP}$$

$$k_p = +k_P \quad *$$

Example 23.9:

Propagation delay time of no more 2ns

$$L_x = L_N = L_P = 2\mu m$$

$$V_{TP} = -1V, \quad V_{TN} = 1V$$

$$k_N = k_P = 80MA$$

$$C_{LN} = 497fF \approx 0.5 \text{ pF} = C_{LP}$$

It determines the maximum size of the load inverter.

$$C_L = (W'_N L'_N + W'_P L'_P) C_{ex}$$